TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Tue May 06 17:41:36 2014
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ifclk'
 12. Slow Model Setup: 'control_fifo:inst2|EA[0]'
 13. Slow Model Setup: 'wen'
 14. Slow Model Setup: 'control_disparo:inst|EA[1]'
 15. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'control_disparo:inst|EA[1]'
 17. Slow Model Hold: 'wen'
 18. Slow Model Hold: 'ifclk'
 19. Slow Model Hold: 'control_fifo:inst2|EA[0]'
 20. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'ifclk'
 22. Slow Model Removal: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 24. Slow Model Minimum Pulse Width: 'wen'
 25. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 26. Slow Model Minimum Pulse Width: 'ifclk'
 27. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'ifclk'
 38. Fast Model Setup: 'control_fifo:inst2|EA[0]'
 39. Fast Model Setup: 'control_disparo:inst|EA[1]'
 40. Fast Model Setup: 'wen'
 41. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 42. Fast Model Hold: 'control_fifo:inst2|EA[0]'
 43. Fast Model Hold: 'ifclk'
 44. Fast Model Hold: 'wen'
 45. Fast Model Hold: 'control_disparo:inst|EA[1]'
 46. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 47. Fast Model Recovery: 'ifclk'
 48. Fast Model Removal: 'ifclk'
 49. Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 50. Fast Model Minimum Pulse Width: 'wen'
 51. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 52. Fast Model Minimum Pulse Width: 'ifclk'
 53. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[1]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[1] }        ;
; control_fifo:inst2|EA[0]          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_fifo:inst2|EA[0] }          ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; wen                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { wen }                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 81.02 MHz  ; 81.02 MHz       ; control_fifo:inst2|EA[0]          ;      ;
; 124.1 MHz  ; 124.1 MHz       ; ifclk                             ;      ;
; 173.52 MHz ; 173.52 MHz      ; control_disparo:inst|EA[1]        ;      ;
; 173.52 MHz ; 173.52 MHz      ; wen                               ;      ;
; 271.44 MHz ; 271.44 MHz      ; inst4|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -7.115 ; -14.212       ;
; control_fifo:inst2|EA[0]          ; -5.851 ; -2589.640     ;
; wen                               ; -4.966 ; -2116.690     ;
; control_disparo:inst|EA[1]        ; -4.763 ; -2010.895     ;
; inst4|altpll_component|pll|clk[1] ; -2.732 ; -31.385       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[1]        ; -2.981 ; -25.039       ;
; wen                               ; -2.778 ; -16.226       ;
; ifclk                             ; -2.658 ; -14.223       ;
; control_fifo:inst2|EA[0]          ; -2.598 ; -32.233       ;
; inst4|altpll_component|pll|clk[1] ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.485 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.817 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -2.064 ; -4089.968     ;
; wen                               ; -2.064 ; -2046.453     ;
; control_disparo:inst|EA[1]        ; -2.064 ; -2044.984     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -7.115 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.042     ; 3.112      ;
; -7.111 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.043     ; 3.107      ;
; -7.097 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 3.092      ;
; -6.996 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.043     ; 2.992      ;
; -6.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.043     ; 2.989      ;
; -6.912 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.839     ; 3.112      ;
; -6.908 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.840     ; 3.107      ;
; -6.902 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.043     ; 2.898      ;
; -6.894 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 3.092      ;
; -6.793 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.840     ; 2.992      ;
; -6.790 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.840     ; 2.989      ;
; -6.781 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 2.776      ;
; -6.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.042     ; 2.758      ;
; -6.699 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.840     ; 2.898      ;
; -6.681 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 2.676      ;
; -6.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.043     ; 2.676      ;
; -6.578 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 2.776      ;
; -6.558 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.839     ; 2.758      ;
; -6.555 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 2.550      ;
; -6.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 2.527      ;
; -6.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.454     ; 3.112      ;
; -6.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.455     ; 3.107      ;
; -6.509 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 3.092      ;
; -6.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 2.676      ;
; -6.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.840     ; 2.676      ;
; -6.408 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.455     ; 2.992      ;
; -6.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.455     ; 2.989      ;
; -6.389 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 2.384      ;
; -6.352 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 2.550      ;
; -6.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 2.527      ;
; -6.314 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.455     ; 2.898      ;
; -6.313 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.044     ; 2.308      ;
; -6.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 2.776      ;
; -6.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 2.384      ;
; -6.173 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.454     ; 2.758      ;
; -6.119 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.046     ; 3.112      ;
; -6.115 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.047     ; 3.107      ;
; -6.110 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -3.841     ; 2.308      ;
; -6.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 3.092      ;
; -6.093 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 2.676      ;
; -6.092 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.455     ; 2.676      ;
; -6.000 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.047     ; 2.992      ;
; -5.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.047     ; 2.989      ;
; -5.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 2.550      ;
; -5.944 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 2.527      ;
; -5.906 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.047     ; 2.898      ;
; -5.801 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 2.384      ;
; -5.785 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 2.776      ;
; -5.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.046     ; 2.758      ;
; -5.725 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.456     ; 2.308      ;
; -5.685 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 2.676      ;
; -5.684 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.047     ; 2.676      ;
; -5.559 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 2.550      ;
; -5.536 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 2.527      ;
; -5.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 2.384      ;
; -5.317 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.048     ; 2.308      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.313      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.313      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 0.829  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.827      ; 2.314      ;
; 1.634  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 1.508      ;
; 1.634  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 1.508      ;
; 2.036  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.754      ; 1.590      ;
; 12.775 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 8.076      ;
; 13.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.071      ; 7.719      ;
; 13.177 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.057      ; 7.673      ;
; 13.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.078      ; 7.393      ;
; 13.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 7.354      ;
; 13.497 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.080      ; 7.376      ;
; 13.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.075      ; 7.358      ;
; 13.512 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 7.339      ;
; 13.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.080      ; 7.346      ;
; 13.531 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.072      ; 7.334      ;
; 13.538 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.070      ; 7.325      ;
; 13.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 7.245      ;
; 13.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 7.232      ;
; 13.654 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 7.197      ;
; 13.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.059      ; 7.190      ;
; 13.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 7.171      ;
; 13.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                             ; ifclk       ; 20.833       ; -0.005     ; 7.186      ;
; 13.693 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 7.164      ;
; 13.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.068      ; 7.145      ;
; 13.779 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg5   ; ifclk                             ; ifclk       ; 20.833       ; 0.051      ; 7.065      ;
; 13.791 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.064      ; 7.066      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 5.814      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.479     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.905     ; 5.814      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.759 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -0.887     ; 5.832      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.507     ; 5.702      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.489     ; 5.720      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.500     ; 5.696      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.482     ; 5.714      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.498     ; 5.670      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.480     ; 5.688      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.492     ; 5.675      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.707 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.474     ; 5.693      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.495     ; 5.671      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.477     ; 5.689      ;
; -5.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.490     ; 5.675      ;
; -5.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.508     ; 5.657      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.112     ; 5.814      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.966 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.094     ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.476      ; 5.814      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; 0.494      ; 5.832      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.122     ; 5.702      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.864 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.104     ; 5.720      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.115     ; 5.696      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.851 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.097     ; 5.714      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.113     ; 5.670      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.823 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.095     ; 5.688      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.107     ; 5.675      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.089     ; 5.693      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.110     ; 5.671      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.821 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.092     ; 5.689      ;
; -4.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.105     ; 5.675      ;
; -4.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.123     ; 5.657      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.091      ; 5.814      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.109      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.679      ; 5.814      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.697      ; 5.832      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.081      ; 5.702      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.099      ; 5.720      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.088      ; 5.696      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.106      ; 5.714      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.090      ; 5.670      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.688      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.675      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.114      ; 5.693      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.093      ; 5.671      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.618 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.689      ;
; -4.617 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.098      ; 5.675      ;
; -4.617 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.080      ; 5.657      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.732 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.913     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -2.661 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.842     ; 0.858      ;
; -1.418 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.806      ;
; -1.418 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.806      ;
; -1.369 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.757      ;
; -1.369 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.757      ;
; -1.278 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.666      ;
; -1.278 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.666      ;
; -1.210 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.598      ;
; -1.210 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.598      ;
; -1.199 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.587      ;
; -1.199 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.072      ; 1.587      ;
; 16.315 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.721      ;
; 16.353 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.683      ;
; 16.428 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.608      ;
; 16.467 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.569      ;
; 16.592 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.444      ;
; 16.704 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.332      ;
; 16.711 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.325      ;
; 16.732 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.304      ;
; 16.770 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.266      ;
; 16.815 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.221      ;
; 16.819 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.217      ;
; 16.854 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.182      ;
; 16.872 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.164      ;
; 16.910 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.126      ;
; 16.955 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.081      ;
; 16.994 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.042      ;
; 17.009 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 3.027      ;
; 17.098 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.938      ;
; 17.121 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.915      ;
; 17.149 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.887      ;
; 17.206 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.830      ;
; 17.238 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.798      ;
; 17.261 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.775      ;
; 17.346 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 2.690      ;
; 17.503 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.534      ;
; 17.583 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.454      ;
; 17.617 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.420      ;
; 17.626 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.411      ;
; 17.663 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.374      ;
; 17.693 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.344      ;
; 17.697 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.340      ;
; 17.706 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.331      ;
; 17.743 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.294      ;
; 17.757 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.280      ;
; 17.773 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.264      ;
; 17.787 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.250      ;
; 17.837 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.200      ;
; 17.863 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.174      ;
; 17.867 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.170      ;
; 17.871 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.166      ;
; 17.880 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.157      ;
; 17.917 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.120      ;
; 17.917 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.120      ;
; 17.943 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.094      ;
; 17.947 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.090      ;
; 17.951 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.086      ;
; 17.960 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.077      ;
; 17.987 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.050      ;
; 17.997 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.040      ;
; 17.997 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.040      ;
; 18.027 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.010      ;
; 18.031 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.006      ;
; 18.040 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.997      ;
; 18.041 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.996      ;
; 18.077 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.960      ;
; 18.077 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.960      ;
; 18.107 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.930      ;
; 18.111 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.926      ;
; 18.117 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.920      ;
; 18.120 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.917      ;
; 18.121 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.916      ;
; 18.122 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.915      ;
; 18.162 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.875      ;
; 18.187 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.850      ;
; 18.191 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.846      ;
; 18.242 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.795      ;
; 18.267 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.770      ;
; 18.271 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.766      ;
; 18.347 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.690      ;
; 18.351 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[1] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.686      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; -2.981 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 1.349      ;
; -2.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.043      ; 1.350      ;
; -2.778 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.043      ; 1.551      ;
; -2.738 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.043      ; 1.591      ;
; -2.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 1.789      ;
; -2.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 1.827      ;
; -2.423 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 1.907      ;
; -2.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 1.973      ;
; -2.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.043      ; 2.025      ;
; -2.267 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 2.063      ;
; -1.943 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.044      ; 2.387      ;
; -1.921 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.043      ; 2.408      ;
; -1.769 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.037      ; 2.554      ;
; -1.736 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 4.037      ; 2.587      ;
; -1.080 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.453      ; 1.123      ;
; -1.066 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.446      ; 1.130      ;
; -0.652 ; control_fifo:inst2|dataOut[11]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.519      ; 1.617      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.731      ;
; -0.406 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.444      ; 1.788      ;
; -0.384 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.898      ;
; -0.366 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.916      ;
; -0.365 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.917      ;
; -0.348 ; control_fifo:inst2|dataOut[4]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.456      ; 1.858      ;
; -0.347 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.456      ; 1.859      ;
; -0.342 ; control_fifo:inst2|dataOut[11]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.514      ; 1.922      ;
; -0.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.951      ;
; -0.330 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 0.952      ;
; -0.329 ; control_fifo:inst2|dataOut[4]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.452      ; 1.873      ;
; -0.316 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|leyendo                                                                                                                            ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.915      ; 1.876      ;
; -0.298 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.524      ; 1.976      ;
; -0.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.053      ;
; -0.228 ; control_fifo:inst2|dataOut[0]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.541      ; 2.063      ;
; -0.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.058      ;
; -0.211 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.115      ; 1.154      ;
; -0.206 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.115      ; 1.159      ;
; -0.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.115      ; 1.161      ;
; -0.192 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.090      ;
; -0.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.092      ;
; -0.175 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.115      ; 1.190      ;
; -0.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.182      ;
; -0.096 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.186      ;
; -0.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.216      ;
; -0.023 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.259      ;
; -0.019 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.263      ;
; -0.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.267      ;
; -0.012 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.270      ;
; -0.007 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.275      ;
; -0.004 ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.518      ; 2.264      ;
; -0.004 ; control_fifo:inst2|dataOut[9]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.450      ; 2.196      ;
; -0.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.280      ;
; 0.001  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.283      ;
; 0.005  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.287      ;
; 0.006  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.501      ; 2.257      ;
; 0.009  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.291      ;
; 0.011  ; control_fifo:inst2|EA[1]                                                                                    ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.843      ; 1.854      ;
; 0.018  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.300      ;
; 0.022  ; control_disparo:inst|EA[1]                                                                                  ; control_fifo:inst2|leyendo                                                                                                                            ; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1] ; 0.000        ; 1.915      ; 2.214      ;
; 0.025  ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.539      ; 2.314      ;
; 0.026  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.308      ;
; 0.026  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.308      ;
; 0.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.995      ; 1.312      ;
; 0.033  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.315      ;
; 0.034  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.316      ;
; 0.038  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.320      ;
; 0.042  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.324      ;
; 0.044  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.326      ;
; 0.046  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.328      ;
; 0.053  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.335      ;
; 0.057  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.339      ;
; 0.063  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.345      ;
; 0.097  ; control_fifo:inst2|dataOut[14]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.522      ; 2.369      ;
; 0.103  ; control_fifo:inst2|dataOut[14]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.519      ; 2.372      ;
; 0.104  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.115      ; 1.469      ;
; 0.131  ; control_fifo:inst2|dataOut[12]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 2.521      ; 2.402      ;
; 0.132  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.116      ; 1.498      ;
; 0.146  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.428      ;
; 0.147  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.429      ;
; 0.150  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.112      ; 1.512      ;
; 0.156  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.438      ;
; 0.158  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.996      ; 1.440      ;
; 0.161  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 1.112      ; 1.523      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -2.778 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 1.349      ;
; -2.776 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.840      ; 1.350      ;
; -2.575 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.840      ; 1.551      ;
; -2.535 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.840      ; 1.591      ;
; -2.338 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 1.789      ;
; -2.300 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 1.827      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 1.907      ;
; -2.154 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 1.973      ;
; -2.101 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.840      ; 2.025      ;
; -2.064 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 2.063      ;
; -1.740 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.841      ; 2.387      ;
; -1.718 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.840      ; 2.408      ;
; -1.566 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.834      ; 2.554      ;
; -1.533 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 3.834      ; 2.587      ;
; -0.877 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.250      ; 1.123      ;
; -0.863 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.243      ; 1.130      ;
; -0.449 ; control_fifo:inst2|dataOut[11]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.316      ; 1.617      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.348 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.731      ;
; -0.203 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.241      ; 1.788      ;
; -0.181 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.898      ;
; -0.163 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.916      ;
; -0.162 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.917      ;
; -0.145 ; control_fifo:inst2|dataOut[4]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.253      ; 1.858      ;
; -0.144 ; control_fifo:inst2|dataOut[10]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.253      ; 1.859      ;
; -0.139 ; control_fifo:inst2|dataOut[11]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.311      ; 1.922      ;
; -0.128 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.951      ;
; -0.127 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 0.952      ;
; -0.126 ; control_fifo:inst2|dataOut[4]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.249      ; 1.873      ;
; -0.095 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.321      ; 1.976      ;
; -0.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.053      ;
; -0.025 ; control_fifo:inst2|dataOut[0]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.338      ; 2.063      ;
; -0.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.058      ;
; -0.008 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.912      ; 1.154      ;
; -0.003 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.912      ; 1.159      ;
; -0.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.912      ; 1.161      ;
; 0.011  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.090      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.092      ;
; 0.028  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.912      ; 1.190      ;
; 0.103  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.182      ;
; 0.107  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.186      ;
; 0.137  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.216      ;
; 0.180  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.259      ;
; 0.184  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.263      ;
; 0.188  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.267      ;
; 0.191  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.270      ;
; 0.196  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.275      ;
; 0.199  ; control_fifo:inst2|dataOut[13]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.315      ; 2.264      ;
; 0.199  ; control_fifo:inst2|dataOut[9]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.247      ; 2.196      ;
; 0.201  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.280      ;
; 0.204  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.283      ;
; 0.208  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.287      ;
; 0.209  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.298      ; 2.257      ;
; 0.212  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.291      ;
; 0.221  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.300      ;
; 0.228  ; control_fifo:inst2|dataOut[1]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.336      ; 2.314      ;
; 0.229  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.308      ;
; 0.229  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.308      ;
; 0.234  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.792      ; 1.312      ;
; 0.236  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.315      ;
; 0.237  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.316      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.320      ;
; 0.245  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.324      ;
; 0.247  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.326      ;
; 0.249  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.328      ;
; 0.256  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.335      ;
; 0.260  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.339      ;
; 0.266  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.345      ;
; 0.300  ; control_fifo:inst2|dataOut[14]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.319      ; 2.369      ;
; 0.306  ; control_fifo:inst2|dataOut[14]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.316      ; 2.372      ;
; 0.307  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.912      ; 1.469      ;
; 0.334  ; control_fifo:inst2|dataOut[12]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 2.318      ; 2.402      ;
; 0.335  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.913      ; 1.498      ;
; 0.349  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.428      ;
; 0.350  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.429      ;
; 0.353  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.909      ; 1.512      ;
; 0.359  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.438      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.440      ;
; 0.364  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.909      ; 1.523      ;
; 0.365  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.909      ; 1.524      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.793      ; 1.447      ;
; 0.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.909      ; 1.528      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.658 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 0.731      ;
; -2.658 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 0.731      ;
; -1.881 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 1.508      ;
; -1.881 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 1.508      ;
; -1.467 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.754      ; 1.590      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; -1.076 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.827      ; 2.314      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.621  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.908      ;
; 0.628  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.915      ;
; 0.633  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.920      ;
; 0.641  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.927      ;
; 0.645  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.931      ;
; 0.770  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.056      ;
; 0.771  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.057      ;
; 0.777  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.063      ;
; 0.788  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.074      ;
; 0.863  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.150      ;
; 0.883  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.170      ;
; 0.883  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.170      ;
; 0.944  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.230      ;
; 0.946  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.232      ;
; 0.956  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.242      ;
; 0.961  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.247      ;
; 0.969  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.255      ;
; 0.972  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.977  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.264      ;
; 1.008  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.010  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.296      ;
; 1.011  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.015  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.301      ;
; 1.109  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.395      ;
; 1.110  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.396      ;
; 1.120  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.406      ;
; 1.129  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.416      ;
; 1.152  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.432      ;
; 1.157  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.443      ;
; 1.167  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.452      ;
; 1.216  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.503      ;
; 1.266  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.552      ;
; 1.267  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.554      ;
; 1.273  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.553      ;
; 1.279  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.565      ;
; 1.279  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.566      ;
; 1.284  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.570      ;
; 1.296  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.582      ;
; 1.321  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 1.606      ;
; 1.345  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.631      ;
; 1.392  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.678      ;
; 1.401  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.687      ;
; 1.404  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.690      ;
; 1.432  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.761      ;
; 1.435  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg0  ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.765      ;
; 1.435  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg5 ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.764      ;
; 1.441  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.444  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.773      ;
; 1.448  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.734      ;
; 1.455  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.741      ;
; 1.455  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.741      ;
; 1.463  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.079      ; 1.792      ;
; 1.464  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.750      ;
; 1.467  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.753      ;
; 1.468  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.754      ;
; 1.472  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.758      ;
; 1.475  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 1.755      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -2.598 ; control_fifo:inst2|EA[2]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.379      ; 1.781      ;
; -2.574 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.449      ; 2.152      ;
; -2.543 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.450      ; 2.184      ;
; -2.510 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.450      ; 2.217      ;
; -2.445 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.380      ; 1.935      ;
; -2.433 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.378      ; 1.945      ;
; -2.403 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.377      ; 1.974      ;
; -2.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 1.349      ;
; -2.391 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.455      ; 1.350      ;
; -2.315 ; control_fifo:inst2|EA[2]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.380      ; 2.065      ;
; -2.305 ; control_fifo:inst2|EA[2]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.378      ; 2.073      ;
; -2.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.455      ; 1.551      ;
; -2.150 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.455      ; 1.591      ;
; -2.074 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.449      ; 2.152      ;
; -2.043 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.450      ; 2.184      ;
; -2.010 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.450      ; 2.217      ;
; -1.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 1.349      ;
; -1.983 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.047      ; 1.350      ;
; -1.953 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 1.789      ;
; -1.915 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 1.827      ;
; -1.835 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 1.907      ;
; -1.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.047      ; 1.551      ;
; -1.769 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 1.973      ;
; -1.742 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.047      ; 1.591      ;
; -1.716 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.455      ; 2.025      ;
; -1.679 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 2.063      ;
; -1.598 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.433      ; 3.112      ;
; -1.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 1.789      ;
; -1.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 1.827      ;
; -1.427 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 1.907      ;
; -1.404 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.432      ; 3.305      ;
; -1.399 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.433      ; 3.311      ;
; -1.361 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 1.973      ;
; -1.355 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.456      ; 2.387      ;
; -1.333 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.455      ; 2.408      ;
; -1.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.047      ; 2.025      ;
; -1.271 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 2.063      ;
; -1.181 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.449      ; 2.554      ;
; -1.148 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.449      ; 2.587      ;
; -1.098 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.433      ; 3.112      ;
; -0.992 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.865      ; 1.123      ;
; -0.978 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.858      ; 1.130      ;
; -0.947 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.048      ; 2.387      ;
; -0.941 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.515      ; 3.851      ;
; -0.935 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.516      ; 3.858      ;
; -0.934 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.516      ; 3.859      ;
; -0.925 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.047      ; 2.408      ;
; -0.904 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.432      ; 3.305      ;
; -0.899 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.433      ; 3.311      ;
; -0.773 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.041      ; 2.554      ;
; -0.740 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.041      ; 2.587      ;
; -0.673 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.576      ; 4.180      ;
; -0.615 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.515      ; 4.177      ;
; -0.574 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.514      ; 4.217      ;
; -0.573 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.513      ; 4.217      ;
; -0.564 ; control_fifo:inst2|dataOut[11]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.931      ; 1.617      ;
; -0.530 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.515      ; 4.262      ;
; -0.441 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.515      ; 3.851      ;
; -0.435 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.516      ; 3.858      ;
; -0.434 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.516      ; 3.859      ;
; -0.387 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|leyendo                                                                                                                           ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.986      ; 1.876      ;
; -0.318 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.856      ; 1.788      ;
; -0.260 ; control_fifo:inst2|dataOut[4]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.868      ; 1.858      ;
; -0.259 ; control_fifo:inst2|dataOut[10]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.868      ; 1.859      ;
; -0.254 ; control_fifo:inst2|dataOut[11]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.926      ; 1.922      ;
; -0.241 ; control_fifo:inst2|dataOut[4]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.864      ; 1.873      ;
; -0.210 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.936      ; 1.976      ;
; -0.173 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.576      ; 4.180      ;
; -0.140 ; control_fifo:inst2|dataOut[0]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.953      ; 2.063      ;
; -0.115 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.515      ; 4.177      ;
; -0.084 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 1.457      ; 1.123      ;
; -0.074 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.514      ; 4.217      ;
; -0.073 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.513      ; 4.217      ;
; -0.070 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 1.450      ; 1.130      ;
; -0.060 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.914      ; 1.854      ;
; -0.049 ; control_disparo:inst|EA[1]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                           ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0] ; 0.000        ; 1.986      ; 2.214      ;
; -0.030 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.515      ; 4.262      ;
; 0.084  ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.930      ; 2.264      ;
; 0.084  ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.862      ; 2.196      ;
; 0.094  ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.913      ; 2.257      ;
; 0.113  ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|leyendo                                                                                                                           ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 1.986      ; 1.876      ;
; 0.113  ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.951      ; 2.314      ;
; 0.185  ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.934      ; 2.369      ;
; 0.191  ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.931      ; 2.372      ;
; 0.219  ; control_fifo:inst2|dataOut[12]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.933      ; 2.402      ;
; 0.333  ; control_fifo:inst2|dataOut[2]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.944      ; 2.527      ;
; 0.344  ; control_fifo:inst2|dataOut[11]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 1.523      ; 1.617      ;
; 0.360  ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.864      ; 2.474      ;
; 0.364  ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.932      ; 2.546      ;
; 0.427  ; control_fifo:inst2|dataOut[13]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.929      ; 2.606      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.616 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.798 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.433      ;
; 0.798 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.433      ;
; 0.803 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.438      ;
; 0.803 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.438      ;
; 0.952 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.587      ;
; 0.952 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.587      ;
; 0.962 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.248      ;
; 0.965 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.600      ;
; 0.965 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.600      ;
; 0.968 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.972 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 1.031 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.666      ;
; 1.031 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.666      ;
; 1.038 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.324      ;
; 1.173 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.459      ;
; 1.197 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.198 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.199 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.485      ;
; 1.202 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.488      ;
; 1.232 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.518      ;
; 1.241 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.527      ;
; 1.241 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.527      ;
; 1.267 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.556      ;
; 1.279 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.565      ;
; 1.400 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.686      ;
; 1.404 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.690      ;
; 1.480 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.766      ;
; 1.484 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.770      ;
; 1.509 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.795      ;
; 1.560 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.846      ;
; 1.564 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.850      ;
; 1.589 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.875      ;
; 1.629 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.915      ;
; 1.630 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.916      ;
; 1.631 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.634 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.920      ;
; 1.640 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.926      ;
; 1.644 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.930      ;
; 1.674 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.960      ;
; 1.674 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.960      ;
; 1.710 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.996      ;
; 1.711 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.997      ;
; 1.720 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.006      ;
; 1.724 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.010      ;
; 1.754 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.040      ;
; 1.754 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.040      ;
; 1.791 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.077      ;
; 1.800 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.086      ;
; 1.804 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.090      ;
; 1.808 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.094      ;
; 1.834 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.120      ;
; 1.834 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.120      ;
; 1.871 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.157      ;
; 1.880 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.166      ;
; 1.884 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.170      ;
; 1.888 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.174      ;
; 1.914 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.200      ;
; 1.964 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.250      ;
; 1.978 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.264      ;
; 1.994 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.280      ;
; 2.008 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.294      ;
; 2.045 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.331      ;
; 2.054 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.340      ;
; 2.058 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.344      ;
; 2.088 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.374      ;
; 2.125 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.411      ;
; 2.134 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.420      ;
; 2.168 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.454      ;
; 2.205 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.490      ;
; 2.248 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.534      ;
; 2.313 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.598      ;
; 2.371 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.656      ;
; 2.405 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.690      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.414 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.842     ; 0.858      ;
; 2.479 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.764      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
; 2.485 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.913     ; 0.858      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.971      ;
; 8.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.971      ;
; 8.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.971      ;
; 8.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.971      ;
; 8.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.971      ;
; 8.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.969      ;
; 8.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.969      ;
; 8.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.969      ;
; 8.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.969      ;
; 8.487 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 1.969      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
; 8.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.687      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 11.817 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.687      ;
; 12.098 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.969      ;
; 12.098 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.969      ;
; 12.098 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.969      ;
; 12.098 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.969      ;
; 12.098 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.969      ;
; 12.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.971      ;
; 12.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.971      ;
; 12.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.971      ;
; 12.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.971      ;
; 12.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 1.971      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 5.436  ; 5.436  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.017  ; 4.017  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.362  ; 4.362  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.693  ; 4.693  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.548  ; 4.548  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 5.436  ; 5.436  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 4.228  ; 4.228  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 4.351  ; 4.351  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 5.232  ; 5.232  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 4.004  ; 4.004  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 3.941  ; 3.941  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.280  ; 4.280  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.909  ; 4.909  ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 4.801  ; 4.801  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 4.055  ; 4.055  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.716  ; 4.716  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.350  ; 4.350  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.036  ; 4.036  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 4.263  ; 4.263  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 4.577  ; 4.577  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 4.712  ; 4.712  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 4.801  ; 4.801  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 4.206  ; 4.206  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.451  ; 4.451  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 3.912  ; 3.912  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 4.451  ; 4.451  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 6.023  ; 6.023  ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.970  ; 5.970  ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 6.354  ; 6.354  ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 6.156  ; 6.156  ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 10.049 ; 10.049 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 6.600  ; 6.600  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -2.895 ; -2.895 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -2.980 ; -2.980 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -3.564 ; -3.564 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -3.693 ; -3.693 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -3.743 ; -3.743 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -4.631 ; -4.631 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -3.430 ; -3.430 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -3.545 ; -3.545 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -4.187 ; -4.187 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -3.199 ; -3.199 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -2.895 ; -2.895 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -3.475 ; -3.475 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -4.104 ; -4.104 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -3.018 ; -3.018 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -3.018 ; -3.018 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -3.918 ; -3.918 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -3.350 ; -3.350 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -3.231 ; -3.231 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -3.458 ; -3.458 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -3.779 ; -3.779 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -3.906 ; -3.906 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -3.756 ; -3.756 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -3.401 ; -3.401 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -3.405 ; -3.405 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -3.107 ; -3.107 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -3.646 ; -3.646 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -5.548 ; -5.548 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -5.495 ; -5.495 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -5.879 ; -5.879 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -5.681 ; -5.681 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -4.646 ; -4.646 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -6.352 ; -6.352 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 13.049 ; 13.049 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.679  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ;        ; 6.319  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 8.714  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 5.526  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.679  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ; 6.319  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 8.714  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 5.526  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.053 ; 12.053 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 8.546  ; 8.546  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.548  ; 7.548  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.461 ; 12.461 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 8.546  ; 8.546  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.548  ; 7.548  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 9.315  ; 9.315  ; Rise       ; ifclk                             ;
; NGate_Disp ; ifclk                      ; 8.955  ; 8.955  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.553 ; 12.553 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 9.857  ; 9.857  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.035 ; 10.035 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 10.796 ; 10.796 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 10.147 ; 10.147 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 10.199 ; 10.199 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 10.595 ; 10.595 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.634 ; 10.634 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 11.242 ; 11.242 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.178 ; 11.178 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.045 ; 11.045 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 12.219 ; 12.219 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.706 ; 11.706 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 12.021 ; 12.021 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 12.553 ; 12.553 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 11.849 ; 11.849 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 11.552 ; 11.552 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 9.157  ; 9.157  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 9.306  ; 9.306  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 12.846 ; 12.846 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 12.513 ; 12.513 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.679  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ;        ; 6.319  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 8.714  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 5.526  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.679  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ; 6.319  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 8.714  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 5.526  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 11.517 ; 11.517 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 8.546  ; 8.546  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.548  ; 7.548  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 11.925 ; 11.925 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 8.546  ; 8.546  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.548  ; 7.548  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 9.315  ; 9.315  ; Rise       ; ifclk                             ;
; NGate_Disp ; ifclk                      ; 8.955  ; 8.955  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 8.188  ; 8.188  ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 8.792  ; 8.792  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 9.029  ; 9.029  ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 8.749  ; 8.749  ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 8.750  ; 8.750  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 8.188  ; 8.188  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 8.538  ; 8.538  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 9.266  ; 9.266  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 8.499  ; 8.499  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 9.443  ; 9.443  ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 8.786  ; 8.786  ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 10.174 ; 10.174 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 9.293  ; 9.293  ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.052 ; 10.052 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 10.147 ; 10.147 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 10.618 ; 10.618 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 9.053  ; 9.053  ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 7.607  ; 7.607  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 7.272  ; 7.272  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 12.310 ; 12.310 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -2.830 ; -5.658        ;
; control_fifo:inst2|EA[0]          ; -2.436 ; -1026.754     ;
; control_disparo:inst|EA[1]        ; -1.762 ; -668.418      ;
; wen                               ; -1.478 ; -518.800      ;
; inst4|altpll_component|pll|clk[1] ; -1.384 ; -16.283       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.874 ; -23.221       ;
; ifclk                             ; -1.688 ; -12.794       ;
; wen                               ; -1.247 ; -24.675       ;
; control_disparo:inst|EA[1]        ; -0.963 ; -6.093        ;
; inst4|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.524 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.083 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.880 ; -3713.600     ;
; wen                               ; -1.880 ; -1858.022     ;
; control_disparo:inst|EA[1]        ; -1.880 ; -1856.800     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.830 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.188      ;
; -2.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.186      ;
; -2.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.674     ; 1.173      ;
; -2.785 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.143      ;
; -2.784 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.142      ;
; -2.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.119      ;
; -2.727 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.085      ;
; -2.714 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.072      ;
; -2.713 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.071      ;
; -2.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.674     ; 1.049      ;
; -2.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.038      ;
; -2.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 1.032      ;
; -2.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 0.977      ;
; -2.573 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; wen                               ; ifclk       ; 0.001        ; -1.675     ; 0.931      ;
; -2.546 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.188      ;
; -2.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.186      ;
; -2.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.390     ; 1.173      ;
; -2.501 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.143      ;
; -2.500 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.142      ;
; -2.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.119      ;
; -2.443 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.085      ;
; -2.430 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.072      ;
; -2.429 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.071      ;
; -2.406 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.390     ; 1.049      ;
; -2.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.038      ;
; -2.390 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 1.032      ;
; -2.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.188      ;
; -2.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.186      ;
; -2.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 0.977      ;
; -2.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.195     ; 1.173      ;
; -2.306 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.143      ;
; -2.305 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.142      ;
; -2.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.391     ; 0.931      ;
; -2.282 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.119      ;
; -2.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.085      ;
; -2.235 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.072      ;
; -2.234 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.071      ;
; -2.211 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.195     ; 1.049      ;
; -2.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.038      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 1.032      ;
; -2.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.188      ;
; -2.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.186      ;
; -2.173 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.033     ; 1.173      ;
; -2.144 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.143      ;
; -2.143 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.142      ;
; -2.140 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 0.977      ;
; -2.120 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.119      ;
; -2.094 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.196     ; 0.931      ;
; -2.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.085      ;
; -2.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.072      ;
; -2.072 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.071      ;
; -2.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.033     ; 1.049      ;
; -2.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.038      ;
; -2.033 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 1.032      ;
; -1.978 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 0.977      ;
; -1.932 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.034     ; 0.931      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 0.941  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                     ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.763      ; 0.996      ;
; 1.033  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.762      ; 0.903      ;
; 1.033  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[1]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.762      ; 0.903      ;
; 1.332  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.762      ; 0.604      ;
; 1.332  ; control_disparo:inst|EA[1]                                                                                  ; control_disparo:inst|EA[0]                                                                                                                             ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.762      ; 0.604      ;
; 2.263  ; Retrasar_entrada:inst3|q4_Entrada                                                                           ; control_disparo:inst|EA[0]                                                                                                                             ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.058      ; 0.661      ;
; 17.700 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 3.182      ;
; 17.841 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.040      ;
; 17.857 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.062      ; 3.037      ;
; 17.859 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.022      ;
; 17.866 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 3.020      ;
; 17.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.008      ;
; 17.891 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.058      ; 2.999      ;
; 17.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg5   ; ifclk                             ; ifclk       ; 20.833       ; 0.044      ; 2.958      ;
; 17.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29                     ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 2.925      ;
; 17.964 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 2.916      ;
; 17.970 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                             ; ifclk       ; 20.833       ; 0.044      ; 2.906      ;
; 17.973 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.067      ; 2.926      ;
; 17.977 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.905      ;
; 17.987 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 2.914      ;
; 17.988 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.043      ; 2.887      ;
; 17.989 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg11 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 2.893      ;
; 17.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 2.882      ;
; 18.006 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg9   ; ifclk                             ; ifclk       ; 20.833       ; 0.065      ; 2.891      ;
; 18.010 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk                             ; ifclk       ; 20.833       ; 0.053      ; 2.875      ;
; 18.010 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg9  ; ifclk                             ; ifclk       ; 20.833       ; 0.069      ; 2.891      ;
; 18.015 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg5  ; ifclk                             ; ifclk       ; 20.833       ; 0.061      ; 2.878      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.436 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.497     ; 2.438      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.391      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.393      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg        ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.423     ; 2.317      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg6  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg7  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg8  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg9  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg10 ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg11 ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.421     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.418     ; 2.317      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.319      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg         ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0    ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.416     ; 2.309      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.226 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.414     ; 2.311      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.424     ; 2.299      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
; -2.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; wen          ; control_fifo:inst2|EA[0] ; 0.500        ; -0.422     ; 2.301      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.762 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.177      ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.741 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.302     ; 2.438      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg        ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.258      ; 2.391      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.260      ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg        ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0   ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.221     ; 2.391      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9  ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10 ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.613 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11 ; wen                      ; control_disparo:inst|EA[1] ; 1.000        ; -0.219     ; 2.393      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg       ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.251      ; 2.317      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
; -1.567 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5 ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; 0.500        ; 0.253      ; 2.319      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.461      ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; wen                      ; wen         ; 1.000        ; -0.018     ; 2.438      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg        ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.542      ; 2.391      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.544      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg        ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0   ; wen                      ; wen         ; 1.000        ; 0.063      ; 2.391      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg0  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg1  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg2  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg3  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg4  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg5  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg6  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg8  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg9  ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg10 ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.329 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg11 ; wen                      ; wen         ; 1.000        ; 0.065      ; 2.393      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_we_reg       ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.535      ; 2.317      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg0 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg1 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg3 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
; -1.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg5 ; control_fifo:inst2|EA[0] ; wen         ; 0.500        ; 0.537      ; 2.319      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.384 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.021     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -1.379 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.016     ; 0.396      ;
; -0.836 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.714      ;
; -0.836 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.714      ;
; -0.820 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.698      ;
; -0.820 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.698      ;
; -0.787 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.665      ;
; -0.787 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.665      ;
; -0.764 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.642      ;
; -0.764 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.642      ;
; -0.757 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.635      ;
; -0.757 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.296     ; 0.635      ;
; 18.643 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.387      ;
; 18.651 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.379      ;
; 18.696 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.334      ;
; 18.705 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.325      ;
; 18.717 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.313      ;
; 18.770 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.260      ;
; 18.773 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.257      ;
; 18.794 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.236      ;
; 18.802 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.228      ;
; 18.818 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.212      ;
; 18.825 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.205      ;
; 18.827 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.203      ;
; 18.843 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.187      ;
; 18.851 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.179      ;
; 18.867 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.163      ;
; 18.868 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.162      ;
; 18.876 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.154      ;
; 18.895 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.135      ;
; 18.917 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.113      ;
; 18.921 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.109      ;
; 18.944 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.086      ;
; 18.947 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.083      ;
; 18.970 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.060      ;
; 18.996 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; -0.001     ; 1.034      ;
; 19.019 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.012      ;
; 19.045 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.986      ;
; 19.054 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.977      ;
; 19.067 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.964      ;
; 19.078 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.953      ;
; 19.080 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.951      ;
; 19.088 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.943      ;
; 19.102 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.929      ;
; 19.113 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.918      ;
; 19.123 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.908      ;
; 19.137 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.894      ;
; 19.148 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.883      ;
; 19.171 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.860      ;
; 19.172 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.859      ;
; 19.174 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.857      ;
; 19.183 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.848      ;
; 19.196 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.835      ;
; 19.206 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.825      ;
; 19.207 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.824      ;
; 19.209 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.822      ;
; 19.217 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.814      ;
; 19.218 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.813      ;
; 19.231 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.800      ;
; 19.235 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.796      ;
; 19.242 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.789      ;
; 19.244 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.787      ;
; 19.252 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.779      ;
; 19.253 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.778      ;
; 19.266 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.765      ;
; 19.266 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.765      ;
; 19.277 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.754      ;
; 19.279 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.752      ;
; 19.287 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.744      ;
; 19.288 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.288 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.300 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.731      ;
; 19.301 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.730      ;
; 19.301 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.730      ;
; 19.304 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.727      ;
; 19.312 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.719      ;
; 19.314 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.717      ;
; 19.323 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.708      ;
; 19.347 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.684      ;
; 19.349 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.682      ;
; 19.373 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.003      ; 0.661      ;
; 19.382 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.649      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -1.874 ; control_fifo:inst2|EA[2]                                                                                ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.573      ; 0.699      ;
; -1.818 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.574      ; 0.756      ;
; -1.812 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.572      ; 0.760      ;
; -1.808 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.571      ; 0.763      ;
; -1.777 ; control_fifo:inst2|EA[2]                                                                                ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.574      ; 0.797      ;
; -1.773 ; control_fifo:inst2|EA[2]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.572      ; 0.799      ;
; -1.563 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.276      ; 0.854      ;
; -1.556 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.275      ; 0.860      ;
; -1.555 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.276      ; 0.862      ;
; -1.208 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.274      ; 1.207      ;
; -1.135 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.274      ; 1.280      ;
; -1.134 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.274      ; 1.281      ;
; -1.063 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.854      ;
; -1.056 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.275      ; 0.860      ;
; -1.055 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.276      ; 0.862      ;
; -0.949 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.321      ; 1.513      ;
; -0.947 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.322      ; 1.516      ;
; -0.945 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.322      ; 1.518      ;
; -0.828 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.319      ; 1.632      ;
; -0.823 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.321      ; 1.639      ;
; -0.823 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.322      ; 1.640      ;
; -0.816 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.321      ; 1.646      ;
; -0.815 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.320      ; 1.646      ;
; -0.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.580      ;
; -0.766 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.582      ;
; -0.708 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.274      ; 1.207      ;
; -0.695 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.653      ;
; -0.687 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.661      ;
; -0.635 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.274      ; 1.280      ;
; -0.634 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.274      ; 1.281      ;
; -0.608 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.740      ;
; -0.606 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.580      ;
; -0.604 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.582      ;
; -0.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.749      ;
; -0.568 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.780      ;
; -0.534 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.814      ;
; -0.533 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.653      ;
; -0.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.816      ;
; -0.525 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.661      ;
; -0.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.860      ;
; -0.449 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.321      ; 1.513      ;
; -0.447 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.322      ; 1.516      ;
; -0.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.740      ;
; -0.445 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.322      ; 1.518      ;
; -0.437 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.749      ;
; -0.425 ; control_fifo:inst2|dataOut[7]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.707      ; 0.420      ;
; -0.412 ; control_fifo:inst2|dataOut[7]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.700      ; 0.426      ;
; -0.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.941      ;
; -0.406 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.780      ;
; -0.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.196      ; 0.952      ;
; -0.372 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.814      ;
; -0.370 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.816      ;
; -0.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.190      ; 0.993      ;
; -0.337 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.190      ; 1.005      ;
; -0.328 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.319      ; 1.632      ;
; -0.326 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.860      ;
; -0.323 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.321      ; 1.639      ;
; -0.323 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.322      ; 1.640      ;
; -0.316 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.321      ; 1.646      ;
; -0.315 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.320      ; 1.646      ;
; -0.294 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.022      ; 0.728      ;
; -0.291 ; control_fifo:inst2|dataOut[11]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.752      ; 0.599      ;
; -0.245 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.941      ;
; -0.234 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.034      ; 0.952      ;
; -0.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.028      ; 0.993      ;
; -0.175 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.028      ; 1.005      ;
; -0.169 ; control_fifo:inst2|dataOut[11]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.748      ; 0.717      ;
; -0.151 ; control_fifo:inst2|dataOut[10]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.699      ; 0.686      ;
; -0.148 ; control_fifo:inst2|dataOut[15]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.756      ; 0.746      ;
; -0.136 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|leyendo                                                                                                                           ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.726      ; 0.731      ;
; -0.121 ; control_fifo:inst2|leido[6]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 0.900      ;
; -0.118 ; control_fifo:inst2|EA[2]                                                                                ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.022      ; 0.904      ;
; -0.116 ; control_fifo:inst2|dataOut[10]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.709      ; 0.731      ;
; -0.114 ; control_fifo:inst2|dataOut[4]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.709      ; 0.733      ;
; -0.102 ; control_fifo:inst2|dataOut[4]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.708      ; 0.744      ;
; -0.101 ; control_fifo:inst2|dataOut[0]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.759      ; 0.796      ;
; -0.069 ; control_fifo:inst2|leido[7]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 0.952      ;
; -0.066 ; control_fifo:inst2|leido[3]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 0.955      ;
; -0.037 ; control_fifo:inst2|dataOut[13]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.754      ; 0.855      ;
; -0.029 ; control_fifo:inst2|dataOut[15]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.738      ; 0.847      ;
; -0.027 ; control_disparo:inst|EA[1]                                                                              ; control_fifo:inst2|leyendo                                                                                                                           ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0] ; 0.000        ; 0.726      ; 0.840      ;
; -0.013 ; control_fifo:inst2|leido[2]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 1.008      ;
; -0.001 ; control_fifo:inst2|leido[9]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 1.020      ;
; 0.008  ; control_fifo:inst2|leido[8]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 1.029      ;
; 0.021  ; control_fifo:inst2|dataOut[14]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.755      ; 0.914      ;
; 0.027  ; control_fifo:inst2|dataOut[9]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.704      ; 0.869      ;
; 0.028  ; control_fifo:inst2|dataOut[14]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.752      ; 0.918      ;
; 0.034  ; control_fifo:inst2|dataOut[1]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.757      ; 0.929      ;
; 0.035  ; control_fifo:inst2|dataOut[12]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.755      ; 0.928      ;
; 0.053  ; control_fifo:inst2|leido[4]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 1.074      ;
; 0.061  ; control_fifo:inst2|leido[5]                                                                             ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 1.021      ; 1.082      ;
; 0.093  ; control_fifo:inst2|dataOut[13]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.752      ; 0.983      ;
; 0.116  ; control_fifo:inst2|dataOut[9]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.707      ; 0.961      ;
; 0.118  ; control_fifo:inst2|dataOut[2]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.750      ; 1.006      ;
; 0.146  ; control_fifo:inst2|dataOut[12]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.743      ; 1.027      ;
; 0.195  ; control_fifo:inst2|dataOut[1]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.742      ; 1.075      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 0.000      ; 0.367      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.688 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.762      ; 0.367      ;
; -1.688 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.762      ; 0.367      ;
; -1.566 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.058      ; 0.661      ;
; -1.451 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.762      ; 0.604      ;
; -1.451 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.762      ; 0.604      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; -1.060 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.763      ; 0.996      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.391      ;
; 0.242  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.246  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.401      ;
; 0.251  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.290  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.442      ;
; 0.291  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.443      ;
; 0.291  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.443      ;
; 0.310  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.461      ;
; 0.326  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.478      ;
; 0.338  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.490      ;
; 0.338  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.490      ;
; 0.355  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.374  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.529      ;
; 0.383  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.535      ;
; 0.390  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.542      ;
; 0.416  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.568      ;
; 0.418  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.570      ;
; 0.436  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.588      ;
; 0.442  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk                             ; ifclk       ; 0.000        ; -0.006     ; 0.588      ;
; 0.442  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.594      ;
; 0.466  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.618      ;
; 0.467  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.619      ;
; 0.467  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.619      ;
; 0.470  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.622      ;
; 0.470  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.622      ;
; 0.470  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.622      ;
; 0.472  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk                             ; ifclk       ; 0.000        ; -0.007     ; 0.617      ;
; 0.473  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.625      ;
; 0.475  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.627      ;
; 0.496  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.653      ;
; 0.506  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.658      ;
; 0.509  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.662      ;
; 0.513  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.666      ;
; 0.524  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg0  ; ifclk                             ; ifclk       ; 0.000        ; 0.069      ; 0.731      ;
; 0.526  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.731      ;
; 0.530  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.682      ;
; 0.531  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg5 ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.736      ;
; 0.531  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.686      ;
; 0.538  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4 ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.743      ;
; 0.541  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.693      ;
; 0.544  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.697      ;
; 0.545  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.697      ;
; 0.546  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.067      ; 0.751      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.247 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.580      ;
; -1.245 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.582      ;
; -1.174 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.653      ;
; -1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.661      ;
; -1.087 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.740      ;
; -1.078 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.749      ;
; -1.047 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.780      ;
; -1.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.814      ;
; -1.011 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.816      ;
; -0.967 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.860      ;
; -0.886 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.941      ;
; -0.875 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.675      ; 0.952      ;
; -0.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.669      ; 0.993      ;
; -0.816 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 1.669      ; 1.005      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.367      ;
; -0.404 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.389      ;
; -0.404 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.186      ; 0.420      ;
; -0.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.397      ;
; -0.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.398      ;
; -0.391 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.179      ; 0.426      ;
; -0.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.413      ;
; -0.379 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.414      ;
; -0.360 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.716      ; 0.494      ;
; -0.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.716      ; 0.495      ;
; -0.357 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.716      ; 0.497      ;
; -0.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.440      ;
; -0.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.443      ;
; -0.339 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.716      ; 0.515      ;
; -0.333 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.460      ;
; -0.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.462      ;
; -0.278 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.515      ;
; -0.278 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.515      ;
; -0.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.516      ;
; -0.275 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.518      ;
; -0.274 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.519      ;
; -0.271 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.522      ;
; -0.271 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.522      ;
; -0.270 ; control_fifo:inst2|dataOut[11]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 1.231      ; 0.599      ;
; -0.269 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.524      ;
; -0.266 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.527      ;
; -0.266 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.527      ;
; -0.265 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.528      ;
; -0.265 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.528      ;
; -0.264 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.529      ;
; -0.264 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.529      ;
; -0.264 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.529      ;
; -0.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.530      ;
; -0.258 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.535      ;
; -0.258 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.535      ;
; -0.256 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.537      ;
; -0.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.540      ;
; -0.252 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.541      ;
; -0.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.542      ;
; -0.248 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.545      ;
; -0.238 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.555      ;
; -0.237 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.716      ; 0.617      ;
; -0.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.713      ; 0.631      ;
; -0.219 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.717      ; 0.636      ;
; -0.218 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.640      ; 0.574      ;
; -0.214 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.713      ; 0.637      ;
; -0.212 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.713      ; 0.639      ;
; -0.212 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.713      ; 0.639      ;
; -0.211 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.718      ; 0.645      ;
; -0.210 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.583      ;
; -0.208 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.640      ; 0.584      ;
; -0.204 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.589      ;
; -0.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.720      ; 0.655      ;
; -0.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.590      ;
; -0.202 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.591      ;
; -0.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.592      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg1 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.709      ; 0.647      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.593      ;
; -0.198 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.718      ; 0.658      ;
; -0.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.720      ; 0.665      ;
; -0.191 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.709      ; 0.656      ;
; -0.191 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.641      ; 0.602      ;
; -0.188 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.712      ; 0.662      ;
; -0.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.709      ; 0.660      ;
; -0.182 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.718      ; 0.674      ;
; -0.182 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.642      ; 0.612      ;
; -0.181 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg1  ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; 0.704      ; 0.661      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; -0.963 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.580      ;
; -0.961 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.582      ;
; -0.890 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.653      ;
; -0.882 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.661      ;
; -0.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.740      ;
; -0.794 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.749      ;
; -0.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.780      ;
; -0.729 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.814      ;
; -0.727 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.816      ;
; -0.683 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.860      ;
; -0.602 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.941      ;
; -0.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.391      ; 0.952      ;
; -0.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.385      ; 0.993      ;
; -0.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.385      ; 1.005      ;
; -0.289 ; control_fifo:inst2|EA[1]                                                                                    ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.017      ; 0.728      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.367      ;
; -0.131 ; control_fifo:inst2|EA[0]                                                                                    ; control_fifo:inst2|leyendo                                                                                                                            ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.721      ; 0.731      ;
; -0.120 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.389      ;
; -0.120 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 0.902      ; 0.420      ;
; -0.116 ; control_fifo:inst2|leido[6]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 0.900      ;
; -0.113 ; control_fifo:inst2|EA[2]                                                                                    ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.017      ; 0.904      ;
; -0.112 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.397      ;
; -0.111 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.398      ;
; -0.107 ; control_fifo:inst2|dataOut[7]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0   ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 0.895      ; 0.426      ;
; -0.096 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.413      ;
; -0.095 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.414      ;
; -0.076 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.432      ; 0.494      ;
; -0.075 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.432      ; 0.495      ;
; -0.073 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.432      ; 0.497      ;
; -0.069 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.440      ;
; -0.066 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.443      ;
; -0.064 ; control_fifo:inst2|leido[7]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 0.952      ;
; -0.061 ; control_fifo:inst2|leido[3]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 0.955      ;
; -0.055 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.432      ; 0.515      ;
; -0.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.460      ;
; -0.047 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.462      ;
; -0.022 ; control_disparo:inst|EA[1]                                                                                  ; control_fifo:inst2|leyendo                                                                                                                            ; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1] ; 0.000        ; 0.721      ; 0.840      ;
; -0.008 ; control_fifo:inst2|leido[2]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 1.008      ;
; 0.004  ; control_fifo:inst2|leido[9]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 1.020      ;
; 0.006  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.515      ;
; 0.006  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.515      ;
; 0.007  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.516      ;
; 0.009  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.518      ;
; 0.010  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.519      ;
; 0.013  ; control_fifo:inst2|leido[8]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 1.029      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.522      ;
; 0.013  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.522      ;
; 0.014  ; control_fifo:inst2|dataOut[11]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 0.947      ; 0.599      ;
; 0.015  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.524      ;
; 0.018  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.527      ;
; 0.018  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.527      ;
; 0.019  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.528      ;
; 0.019  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.528      ;
; 0.020  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.529      ;
; 0.020  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.529      ;
; 0.020  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.529      ;
; 0.021  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.530      ;
; 0.026  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.535      ;
; 0.026  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.535      ;
; 0.028  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.537      ;
; 0.031  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.540      ;
; 0.032  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.541      ;
; 0.033  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.542      ;
; 0.036  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.545      ;
; 0.046  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.555      ;
; 0.047  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.432      ; 0.617      ;
; 0.058  ; control_fifo:inst2|leido[4]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 1.074      ;
; 0.064  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.429      ; 0.631      ;
; 0.065  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.433      ; 0.636      ;
; 0.066  ; control_fifo:inst2|leido[5]                                                                                 ; control_fifo:inst2|leyendo                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.016      ; 1.082      ;
; 0.066  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                     ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.356      ; 0.574      ;
; 0.070  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.429      ; 0.637      ;
; 0.072  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.429      ; 0.639      ;
; 0.072  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.429      ; 0.639      ;
; 0.073  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.434      ; 0.645      ;
; 0.074  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.583      ;
; 0.076  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.356      ; 0.584      ;
; 0.080  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.589      ;
; 0.081  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.436      ; 0.655      ;
; 0.081  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.590      ;
; 0.082  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.357      ; 0.591      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.357 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.371 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.381 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.437 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.589      ;
; 0.440 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.593      ;
; 0.448 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.600      ;
; 0.451 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.604      ;
; 0.457 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.473 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.625      ;
; 0.495 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.506 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 0.661      ;
; 0.530 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.684      ;
; 0.556 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.565 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.717      ;
; 0.567 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.719      ;
; 0.575 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.727      ;
; 0.578 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.589 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.586      ;
; 0.589 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.586      ;
; 0.591 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.591 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.744      ;
; 0.600 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.752      ;
; 0.602 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.607 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.604      ;
; 0.607 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.604      ;
; 0.613 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.765      ;
; 0.613 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.765      ;
; 0.626 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.778      ;
; 0.627 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.779      ;
; 0.635 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.787      ;
; 0.637 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.635      ;
; 0.638 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.635      ;
; 0.648 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.649 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.646      ;
; 0.649 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.646      ;
; 0.661 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.813      ;
; 0.662 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.814      ;
; 0.668 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.665      ;
; 0.668 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.296     ; 0.665      ;
; 0.670 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.822      ;
; 0.672 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.824      ;
; 0.673 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.825      ;
; 0.683 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.696 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.848      ;
; 0.705 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.857      ;
; 0.707 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.859      ;
; 0.708 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.860      ;
; 0.731 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.742 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.894      ;
; 0.756 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.766 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.777 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.791 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.943      ;
; 0.799 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.951      ;
; 0.801 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.802 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.953      ;
; 0.812 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.964      ;
; 0.825 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.977      ;
; 0.834 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.986      ;
; 0.854 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.005      ;
; 0.860 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.011      ;
; 0.860 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.012      ;
; 0.883 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.034      ;
; 0.907 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.058      ;
; 0.909 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.060      ;
; 0.912 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.063      ;
; 0.922 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.073      ;
; 0.931 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.082      ;
; 0.935 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.086      ;
; 0.960 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.111      ;
; 0.962 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.113      ;
; 0.964 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.115      ;
; 0.980 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.131      ;
; 0.989 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.140      ;
; 1.003 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.154      ;
; 1.012 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.163      ;
; 1.017 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.168      ;
; 1.026 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.177      ;
; 1.028 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.179      ;
; 1.034 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.185      ;
; 1.036 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.187      ;
; 1.083 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.234      ;
; 1.091 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.242      ;
; 1.260 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.016     ; 0.396      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.925      ;
; 9.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.925      ;
; 9.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.925      ;
; 9.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.925      ;
; 9.524 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.925      ;
; 9.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.923      ;
; 9.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.923      ;
; 9.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.923      ;
; 9.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.923      ;
; 9.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 0.923      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.923      ;
; 11.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.923      ;
; 11.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.923      ;
; 11.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.923      ;
; 11.186 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 0.923      ;
; 11.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.925      ;
; 11.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.925      ;
; 11.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.925      ;
; 11.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.925      ;
; 11.189 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.925      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 2.452 ; 2.452 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 1.898 ; 1.898 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 2.038 ; 2.038 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 2.122 ; 2.122 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 2.101 ; 2.101 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 2.452 ; 2.452 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 1.996 ; 1.996 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 2.019 ; 2.019 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 2.334 ; 2.334 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 1.833 ; 1.833 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 1.809 ; 1.809 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 1.925 ; 1.925 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 2.295 ; 2.295 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 2.163 ; 2.163 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 1.854 ; 1.854 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 2.143 ; 2.143 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 2.028 ; 2.028 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 1.841 ; 1.841 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 1.912 ; 1.912 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 2.095 ; 2.095 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 2.123 ; 2.123 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 2.163 ; 2.163 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 1.952 ; 1.952 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 2.039 ; 2.039 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 1.840 ; 1.840 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 2.096 ; 2.096 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 2.609 ; 2.609 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 2.577 ; 2.577 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 2.723 ; 2.723 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 2.675 ; 2.675 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 4.405 ; 4.405 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 3.835 ; 3.835 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.448 ; -1.448 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.541 ; -1.541 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.764 ; -1.764 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.776 ; -1.776 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.822 ; -1.822 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -2.174 ; -2.174 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.722 ; -1.722 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.740 ; -1.740 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.973 ; -1.973 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -1.554 ; -1.554 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.448 ; -1.448 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.646 ; -1.646 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -2.016 ; -2.016 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.497 ; -1.497 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.497 ; -1.497 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.869 ; -1.869 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.682 ; -1.682 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.562 ; -1.562 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -1.634 ; -1.634 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -1.821 ; -1.821 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -1.844 ; -1.844 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -1.802 ; -1.802 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -1.673 ; -1.673 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.678 ; -1.678 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.561 ; -1.561 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.817 ; -1.817 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.414 ; -2.414 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.382 ; -2.382 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.528 ; -2.528 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.480 ; -2.480 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.099 ; -2.099 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -3.715 ; -3.715 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 5.880 ; 5.880 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 2.882 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ;       ; 2.735 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.608 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.456 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 2.882 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ; 2.735 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.608 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.456 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.523 ; 5.523 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.557 ; 3.557 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.260 ; 3.260 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.685 ; 5.685 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.557 ; 3.557 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.260 ; 3.260 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.610 ; 4.610 ; Rise       ; ifclk                             ;
; NGate_Disp ; ifclk                      ; 4.463 ; 4.463 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 5.939 ; 5.939 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.868 ; 4.868 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.004 ; 5.004 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 5.273 ; 5.273 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.992 ; 4.992 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 5.050 ; 5.050 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 5.197 ; 5.197 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 5.308 ; 5.308 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 5.454 ; 5.454 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 5.480 ; 5.480 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 5.423 ; 5.423 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.888 ; 5.888 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 5.688 ; 5.688 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.844 ; 5.844 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.939 ; 5.939 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.706 ; 5.706 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 5.650 ; 5.650 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 3.496 ; 3.496 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 3.606 ; 3.606 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 6.164 ; 6.164 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 5.693 ; 5.693 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 2.882 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ;       ; 2.735 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.608 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.456 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 2.882 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ; 2.735 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.608 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.456 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.336 ; 5.336 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.557 ; 3.557 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.260 ; 3.260 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.498 ; 5.498 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.557 ; 3.557 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.260 ; 3.260 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.610 ; 4.610 ; Rise       ; ifclk                             ;
; NGate_Disp ; ifclk                      ; 4.463 ; 4.463 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.278 ; 4.278 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.507 ; 4.507 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.627 ; 4.627 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.488 ; 4.488 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.472 ; 4.472 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.278 ; 4.278 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.402 ; 4.402 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.783 ; 4.783 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.398 ; 4.398 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.800 ; 4.800 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.590 ; 4.590 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.021 ; 5.021 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.736 ; 4.736 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.100 ; 5.100 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.004 ; 5.004 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.219 ; 5.219 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.663 ; 4.663 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.952 ; 2.952 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.895 ; 2.895 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.977 ; 5.977 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -7.115    ; -2.981  ; 8.485    ; 11.083  ; -2.064              ;
;  control_disparo:inst|EA[1]        ; -4.763    ; -2.981  ; N/A      ; N/A     ; -2.064              ;
;  control_fifo:inst2|EA[0]          ; -5.851    ; -2.598  ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -7.115    ; -2.658  ; 8.485    ; 11.083  ; 7.852               ;
;  inst4|altpll_component|pll|clk[1] ; -2.732    ; 0.215   ; N/A      ; N/A     ; 8.888               ;
;  wen                               ; -4.966    ; -2.778  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                    ; -6762.822 ; -87.721 ; 0.0      ; 0.0     ; -8181.405           ;
;  control_disparo:inst|EA[1]        ; -2010.895 ; -25.039 ; N/A      ; N/A     ; -2044.984           ;
;  control_fifo:inst2|EA[0]          ; -2589.640 ; -32.233 ; N/A      ; N/A     ; -4089.968           ;
;  ifclk                             ; -14.212   ; -14.223 ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -31.385   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  wen                               ; -2116.690 ; -24.675 ; N/A      ; N/A     ; -2046.453           ;
+------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 5.436  ; 5.436  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.017  ; 4.017  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.362  ; 4.362  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.693  ; 4.693  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.548  ; 4.548  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 5.436  ; 5.436  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 4.228  ; 4.228  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 4.351  ; 4.351  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 5.232  ; 5.232  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 4.004  ; 4.004  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 3.941  ; 3.941  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.280  ; 4.280  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 4.909  ; 4.909  ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 4.801  ; 4.801  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 4.055  ; 4.055  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.716  ; 4.716  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.350  ; 4.350  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.036  ; 4.036  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 4.263  ; 4.263  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 4.577  ; 4.577  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 4.712  ; 4.712  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 4.801  ; 4.801  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 4.206  ; 4.206  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.451  ; 4.451  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 3.912  ; 3.912  ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 4.451  ; 4.451  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 6.023  ; 6.023  ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.970  ; 5.970  ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 6.354  ; 6.354  ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 6.156  ; 6.156  ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 10.049 ; 10.049 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 6.600  ; 6.600  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.448 ; -1.448 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.541 ; -1.541 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.764 ; -1.764 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.776 ; -1.776 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.822 ; -1.822 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -2.174 ; -2.174 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.722 ; -1.722 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.740 ; -1.740 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.973 ; -1.973 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -1.554 ; -1.554 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.448 ; -1.448 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.646 ; -1.646 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -2.016 ; -2.016 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.497 ; -1.497 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.497 ; -1.497 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.869 ; -1.869 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.682 ; -1.682 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -1.562 ; -1.562 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -1.634 ; -1.634 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -1.821 ; -1.821 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -1.844 ; -1.844 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -1.802 ; -1.802 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -1.673 ; -1.673 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -1.678 ; -1.678 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.561 ; -1.561 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -1.817 ; -1.817 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.414 ; -2.414 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.382 ; -2.382 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.528 ; -2.528 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.480 ; -2.480 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.099 ; -2.099 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -3.715 ; -3.715 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 13.049 ; 13.049 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.679  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ;        ; 6.319  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 8.714  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 5.526  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.679  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ; 6.319  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 8.714  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 5.526  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.053 ; 12.053 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 8.546  ; 8.546  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.548  ; 7.548  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.461 ; 12.461 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 8.546  ; 8.546  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 7.548  ; 7.548  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 9.315  ; 9.315  ; Rise       ; ifclk                             ;
; NGate_Disp ; ifclk                      ; 8.955  ; 8.955  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.553 ; 12.553 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 9.857  ; 9.857  ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.035 ; 10.035 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 10.796 ; 10.796 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 10.147 ; 10.147 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 10.199 ; 10.199 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 10.595 ; 10.595 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.634 ; 10.634 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 11.242 ; 11.242 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 11.178 ; 11.178 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.045 ; 11.045 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 12.219 ; 12.219 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.706 ; 11.706 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 12.021 ; 12.021 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 12.553 ; 12.553 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 11.849 ; 11.849 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 11.552 ; 11.552 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 9.157  ; 9.157  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 9.306  ; 9.306  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 12.846 ; 12.846 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 5.693 ; 5.693 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 2.882 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ;       ; 2.735 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.608 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.456 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 2.882 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NGate_Disp ; control_disparo:inst|EA[1] ; 2.735 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.608 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.456 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.336 ; 5.336 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.557 ; 3.557 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.260 ; 3.260 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.498 ; 5.498 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.557 ; 3.557 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 3.260 ; 3.260 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NGate      ; ifclk                      ; 4.610 ; 4.610 ; Rise       ; ifclk                             ;
; NGate_Disp ; ifclk                      ; 4.463 ; 4.463 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.278 ; 4.278 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 4.507 ; 4.507 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 4.627 ; 4.627 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.488 ; 4.488 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.472 ; 4.472 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.278 ; 4.278 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.402 ; 4.402 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.783 ; 4.783 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.398 ; 4.398 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.800 ; 4.800 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.590 ; 4.590 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.021 ; 5.021 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.736 ; 4.736 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.100 ; 5.100 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.004 ; 5.004 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.219 ; 5.219 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.663 ; 4.663 ; Rise       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.952 ; 2.952 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.895 ; 2.895 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.977 ; 5.977 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 7853     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 7854     ; 7886     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 11       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 7852     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15705    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 15704    ; 15768    ; 15720    ; 15784    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 17       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15704    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 13       ; 3        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 5        ; 15       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 106      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 7852     ; 7884     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 7853     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 7854     ; 7886     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 11       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 7852     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15705    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 15704    ; 15768    ; 15720    ; 15784    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 17       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 15704    ; 0        ; 15704    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 13       ; 3        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 5        ; 15       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 106      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 7852     ; 7884     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 7852     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 482   ; 482  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 78    ; 78   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Tue May 06 17:41:33 2014
Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|leyendo|combout" is a latch
    Warning (335094): Node "inst2|dataOut[15]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[14]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[13]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[12]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wen wen
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[1] control_disparo:inst|EA[1]
    Info (332105): create_clock -period 1.000 -name control_fifo:inst2|EA[0] control_fifo:inst2|EA[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|Mux1~1  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.115       -14.212 ifclk 
    Info (332119):    -5.851     -2589.640 control_fifo:inst2|EA[0] 
    Info (332119):    -4.966     -2116.690 wen 
    Info (332119):    -4.763     -2010.895 control_disparo:inst|EA[1] 
    Info (332119):    -2.732       -31.385 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -2.981
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.981       -25.039 control_disparo:inst|EA[1] 
    Info (332119):    -2.778       -16.226 wen 
    Info (332119):    -2.658       -14.223 ifclk 
    Info (332119):    -2.598       -32.233 control_fifo:inst2|EA[0] 
    Info (332119):     0.445         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.485
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.485         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.817         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -4089.968 control_fifo:inst2|EA[0] 
    Info (332119):    -2.064     -2046.453 wen 
    Info (332119):    -2.064     -2044.984 control_disparo:inst|EA[1] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 23 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NconvStart" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate_Disp" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst2|Mux1~1  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.830
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.830        -5.658 ifclk 
    Info (332119):    -2.436     -1026.754 control_fifo:inst2|EA[0] 
    Info (332119):    -1.762      -668.418 control_disparo:inst|EA[1] 
    Info (332119):    -1.478      -518.800 wen 
    Info (332119):    -1.384       -16.283 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.874
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.874       -23.221 control_fifo:inst2|EA[0] 
    Info (332119):    -1.688       -12.794 ifclk 
    Info (332119):    -1.247       -24.675 wen 
    Info (332119):    -0.963        -6.093 control_disparo:inst|EA[1] 
    Info (332119):     0.215         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.524         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.083
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.083         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -3713.600 control_fifo:inst2|EA[0] 
    Info (332119):    -1.880     -1858.022 wen 
    Info (332119):    -1.880     -1856.800 control_disparo:inst|EA[1] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Tue May 06 17:41:36 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


