{
  "circuit_name": "c3540",
  "total_implementations": 400,
  "generated_at": "2025-12-27T16:46:06.814196",
  "implementations": [
    {
      "circuit_name": "c3540",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "31f71c75b4ba1e3b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "d43cae3b90a33205"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "8ff19317529b0b76"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "f4d89b2d66ec59f6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "8f252208dd9cd2fc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "72113960d4476c98"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "041ce4a12c030287"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "742ce208c236bdf5"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "3224172d9a8311da"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "78461d15adab9fcd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "e3c667303c20edcc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "14a948cd82374cbc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "94249830167e2f7b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "39926b32fe66fcf5"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "e2e4c5be7e18c0d0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "0dfe2abbf9c54eb4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "bcd67a6fa6e22ffa"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "364afa55aadaa08e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "f7fc386a7bd67466"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "8a011fe26f7fc260"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "09f9a550f8d87534"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "6f40a67f353577dc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "76c6f175d66333b3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "4b86a7273d18c3d1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "21e6c88c5f64d389"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "8524045c3ddc8212"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "c755c1bd4c548a6e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "11526d77756f5d98"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "6ade69680fb062c2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "e59880279a772a66"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "c3918e30f2a114fd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "d641f4f4d1a8ce6b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "e30fea8e136d47e9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "3b32df33d6c00287"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "34f9c58f0ef898cc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "018174892e8397b4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "dec1e32411eb60aa"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "c590ebdb4201f476"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "92eda49699a4ca42"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "5c1c0f5c524ff227"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "0de4f51520636430"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "ae966d8cbe70aa57"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "aa00ff3e2e2fa0ce"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.808198",
      "config_hash": "3e42bc55d4de0e1e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "8601cc3652d7cbfe"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "91b06ee11071b1df"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "23f2f8e4f580c343"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "7c52d50c4503190d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "851919af356859a8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "76c4bb8f0de15850"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "4df69afe15d886cc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "8182be19cfe40db7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "4b5cbab20d30a3ad"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "21ae579fdff11a37"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "e1dc28763e754ccb"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "9e0a98983275f82d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "df4ea76c9cb4d9b8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "7679df7210919bc3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "38c8e0803bf4c4fa"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "d37cc517c4df38ba"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "943bc74935196bb4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "021d660c1cc488c9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "8ba0cd5efc221526"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "35193988e9d3eb69"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "69f82f10c4779c3f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "9cb4278186562878"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "4f81f339c5296e6c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "1ed131b909fdecbc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "43eb71cb201b406b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "5987ac8c9efbb891"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "10b1dd106b5937be"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "5a65e6df4739d674"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "00206bb5dbbdcbff"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "d547db3487c6de05"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "555400a8cf33b78f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "e22d067ba388daf8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "67983b059b3c4f0d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "53fbc70780999342"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "f90e7b708d48258e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "c5455f0c29df41d9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "c11a971e2cf1f4c1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "f14881fc04176acf"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "0137bf7db2baf585"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "fc16c38e313d8286"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "2d33e0573a2d8a72"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "a6a791f255967f54"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "c44fec0b0466cf08"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "2f1d92131fb13cbc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "22394c6e01584c3a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "c9b07af891a5c1f9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "bbb9df0d20eb7ad0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "2b92739db8500503"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "da98bff9b3c27fc3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "b4930dc944cf10bb"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "4fb1b4460c1af59a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "a1b7216ce4c72b28"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "08f150c99eee1483"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "caf4c924996442ea"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "f179cc588c622a30"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "4288e54eb5eee9e1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "c449acedf74756c0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "d04e8db12237fc2a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "5452ea910ed78580"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "b6c30af421ea6269"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "d15bf38f02e0235d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "f26880d2e8aaf973"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "3f80b7a4841e16b4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "af6458b61d5dfecd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "c496ff82e9c3117b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "e461f90d5b222f3a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "527028f82c680060"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "cbc85fc5dba4f866"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "ebd36b54e743eb95"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "dd669b7fcfb409b3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "050ed205330089ab"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "6f569306e495166d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "0d17105b27da8ebe"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "0f62ba4d2a25ca55"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "db7ed9d00a917ba6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "83224577493edb60"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "2b24341d27639d06"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.809201",
      "config_hash": "d109d6ebaf432ff1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.810200",
      "config_hash": "1ab82216bf3c4af4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.810200",
      "config_hash": "5a60f296c20b8d6d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.810200",
      "config_hash": "a961dde994455b6d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.810200",
      "config_hash": "8c3a1f033843ca7d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.810200",
      "config_hash": "6521c7a00b5d8588"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.810200",
      "config_hash": "e4d84b3c111bbcbc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "93a2f1fdc4218e7e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "846bb2173ae568a3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "2044e889ec88280e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "ab9c4430a829fc8b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "d9424b4577f6162f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "df5f55a1b966c0bd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "26b81fea29d18391"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "f45923a5032e89f4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "3d78e2c24611ec29"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "c6c4405b2a5be492"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "430ce5477f11db2a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "5ab5825ebdd31ba6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "933a3fcf7610f816"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "1a8a12e9fa6da878"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "ef7d76c1a2c74993"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "bf2ce9615da61210"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "c2c1f82059efd39e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "248d4aeee6f447ce"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "1e26bfdd7fc61b97"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "8c478c6a678f58c6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "54728d9fefcf15a7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "8968617a50f2dbcb"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "06d20a054786662c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "8b8cc35adf034bb2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "9d1a8385c0949ff2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "d57abf405f18c8d9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "6816f03fd6c18833"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "94239b38caabbcd6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "de6772b89295f3d4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "93068f68b17c7dd3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "a616ccd5c698b102"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "7cd7c27b14c753e0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "b97a518e1b1c81bf"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "54abfe9cd1f46451"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "09e9b6cdb9192139"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "c083bcd8842061b5"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "dc971520b791961d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "52074bfa12f7982e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "5fd2fa3c8307fc16"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "ceb3e65f48f5ebc0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "243173a04f2ef90e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "c0f71bea13df7d2b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "448d393e29e25e01"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "d14fe65dfa83d7cc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "61142c6557170b7a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "7430423cd31a6b94"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "0ed79eb29f0abcbc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "3ee4029fb5308f95"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "36586aa67774ea18"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "a9972d73580cf025"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "7cc34e4e70f6d8d2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "50bbb27d6ecad033"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "1a29a63aa7eb3e31"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "49657ec6ed12721a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "a4baf3fa9d1bcab0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "3d35cfcff2ec35ae"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "8d94ed58c0c7b0e3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "d32d03d7a9fcdb65"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "6cb1bef3c338e705"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "0a59896051d9fb96"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "de743871240bcda4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "2f9be2bd60f9986d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "ca97a1d639c2e418"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "b3e71e14b4b6f720"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "8fdd296a95a4379e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "3f2f73294c25a5ef"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "f0daa946d9a5ac1f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.811213",
      "config_hash": "324754f375351529"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "150d92563d62ccd3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "b12a1f5ca8b36923"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "e2b93a9cef2d3fce"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "28327b3659b3252f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "ce56981d4f47e28a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "0291505d8076ad55"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "c3fdd70d4013e0f0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "1df1abd5f7f1d3da"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "2263b3c1dc4be719"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "739ce0ca8e27f3de"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "8dbd64ddf0e0f4df"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "8d9ef0815c080286"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "f1767f21ef94cbd0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "eb18c703052cc11a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "1ef4d79754e415fc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "1be40c158451543f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "e76991617a9ae3f0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "bee889259fce14dc"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "dc39f23187ff4d5e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "634016cc6537089f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "b15e95c5d57e8bf7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "f71ddd96cde692b4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "5d53302fd724c710"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "bd19cf3fbc484c58"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "c02dd04ac9c4221d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "ced3fbf5c510893f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "57a92c441b8bc3cd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "94d9f7e1fc6df2b4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "6fad41a304fa5792"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "d26bfa6126a20fc1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "ad86c7708cc4f4ec"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "b2cb945edf94c7a8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "48c2fe0011e44883"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "49d5b8fd30ae8519"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "afdbe2bf09fabaed"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "a938ca8a77563492"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "ec6ebd42abd6b045"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "3c9b9db07cfb1576"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "75368faf95017fdd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "6660cabad331d5d6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "657f15bcaf997675"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "44df81d690fa4f1c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "7f4360b459eb7918"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "73f7562a7cd7f789"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "00823d0b987abfb6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "69c690a208afa981"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "e386f9055af8f69f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "a6f85b0d3b328189"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "47c07b8195b79542"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "034bf56347c5e5f6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "e9822d69744f9aaa"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "3f573f81e9db5460"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "4885ac8e0ac0dd2a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "75d4dfb4a39b3565"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "bab127b4708d1f1f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "8540d9427159d0e8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "defaeae8a4f1f8e4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "337bb145d6539223"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "e7cba58ea51592f9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "25044dd58492c407"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "c15001afef3ca053"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "a8f2a1693c7377f3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "a426c8544308b365"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "4740dd733ebf3651"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "3c794b4ed3f5f5bd"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "57a8d84514a91797"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "0b53f222fd27c722"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "8246b22954c86fe4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "61803190d7aec0c5"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "001b8dd20505c370"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "b83a191579ea9436"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "da934e3d2c4029ff"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "9689f7d34d0e5bc0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "13a56b006de83189"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "9187f2d3759db648"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "57e117384402f899"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "c9b4ea41bcf5de02"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "ef83deb11b6aaa5c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "996a2aeb96cd5ef3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "13340b0978909c42"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "030fefd4445f180c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "7e40e4b34afe92a0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "86b1441f5859bf6b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "8cc3003b6efe2ad6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "f4915126e2cf7825"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "d916c89ce2df243a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "3e77fe3781ee1bc0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "f1d5a1b904257c18"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "03807b52f2f9fe72"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "87f79c843bf47c3e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "66adc66cf9038a22"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.812199",
      "config_hash": "683ed924b590fb83"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "e7d8ffc29be1db87"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "1db3732dd1e7627a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "feab85c8c013a5da"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "cd1a0948dd6fd244"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "06d8adfec1a5d9da"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "e510cc1e0e9eb0b8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "37cae94857702ce7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "38716f167473cfa7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "d79cf405cfa11554"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "12c17a3da993c0b0"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "2db36be3a245ad48"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "da55390f7737abad"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "db74c2c9b550698c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "25a46484a5720191"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "c547a1d9958f6c53"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "e8292d51bd76fb59"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "cb7f2a29a8bfbfe2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "953e539b9cce95b5"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "8475e19958d7b7f1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "979e1fff2ba540ad"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "c3376808b083fc3a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "5dc5a6bd9ce62dec"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "24313506d518969e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "931fbacd447d5349"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "131ae0fd9d92b379"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "9a85ad3e1fde1d93"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "2cb00f6c12b720e9"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "356c59dc326eaead"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "f4e8fa49d0d2d0e1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "d7913207df6f5043"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "13b25d5f52425766"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "137c2c1c18460008"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "e39e95fe4425788a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "01c567535ed1c38a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "d4742d7a0155e0d3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "b5b1c636386720bb"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "3942907166d0c6fa"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "b5dc803e05e0013b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "05a2a59a5b19be23"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "07df77f94e802eaa"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "5c36801d17faf729"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "2e22e44fd6e7f526"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "aa65d6c8f453fd11"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "7d7b449175a36ffb"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "84d98a969d9d9128"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "2e53723ce24e05f2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "e6ae90aabc9456f2"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "a55d7d914a45c6d7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "ef739d42a4a9e196"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "5617341ff3a8b80f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "a2d30dc410bdcccf"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "30db4f52de0b32b1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "dfd335cd43a07e67"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "11ecf90b8d87ffd1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "3b8d71ef71f945a1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "d60a4c4366510d5b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "5693eda828d837ec"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "9c331cd9d85dbc2c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "119a2c180614c34e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "480217713c5d0562"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "8c23d5c65a4c650a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "a67e7be6f0cbb8ed"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "31e00adf839d0c22"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "411134837f032f46"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "8508736cddd65767"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "1ef9b9e360e27098"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "3a07823bce296460"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "8e8d5aab12083464"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "99d9971990ab2aab"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "5b42b9cbb89982ed"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "c7cab50493c3d1f8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "564b9e54b45daab5"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "9961ed1e354aff0f"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "062a8d1201a61cc6"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "59184c3bd455117d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "2d9b4073713c6731"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "93288c7bee404f55"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "f3deb72630fb2935"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "17bb2f523fa97e20"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "bf4ac1938170e4ed"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "09fa4e3f20ccfc6a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "33e8f9fb7a8dd6a7"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "844793faadd5e189"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "b46ceb148812d138"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "9bb00f46db22925b"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "9158432636c9cf7c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "6197b9fde523a042"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "d19d86400e76ac1e"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "5b7fbc67b43c2d39"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "4807dd78d137c3d3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "81754301d37371fe"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "e54458bf8957d436"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "726bcc7bf993270a"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "1d6aa11b84c15532"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "716f0432b6585701"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "c21d609129b3ff96"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "d03140df8055ac71"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "f6190278603acd42"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "265d3593bb005539"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "be0ea25df258ecb1"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "fd808172db2eb306"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:06.813197",
      "config_hash": "fc14c1c3955c13e8"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "9a6dd1ce515fa2d3"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "cb3c0ae2e2c0a015"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "57c5511b5e1feb9d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "d9a04ba090036792"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "ace1d19ab39d7e1c"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "5da905a7b8ca15d4"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "660c5391be530c85"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "fcf446803084133d"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "f19a0b112c232511"
    },
    {
      "circuit_name": "c3540",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:06.814196",
      "config_hash": "48e09075f3671f26"
    }
  ]
}