{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653522016028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653522016029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 17:40:15 2022 " "Processing started: Wed May 25 17:40:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653522016029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522016029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522016029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653522016526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653522016526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datarom.v 1 1 " "Found 1 design units, including 1 entities, in source file datarom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataROM " "Found entity 1: DataROM" {  } { { "DataROM.v" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/DataROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653522029615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522029615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermem.sv 1 1 " "Found 1 design units, including 1 entities, in source file countermem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterMem " "Found entity 1: counterMem" {  } { { "counterMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/counterMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653522029616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522029616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toprom.sv 1 1 " "Found 1 design units, including 1 entities, in source file toprom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topROM " "Found entity 1: topROM" {  } { { "topROM.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/topROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653522029618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522029618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testRom " "Found entity 1: testRom" {  } { { "testRom.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/testRom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653522029620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522029620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrucmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrucMem " "Found entity 1: instrucMem" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653522029622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522029622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrucMemTest " "Found entity 1: instrucMemTest" {  } { { "instrucMemTest.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMemTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653522029623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522029623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instrucMem " "Elaborating entity \"instrucMem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653522029665 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "61 0 63 instrucMem.sv(6) " "Verilog HDL warning at instrucMem.sv(6): number of words (61) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1653522029666 "|instrucMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instrucMem.sv(3) " "Net \"mem.data_a\" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653522029666 "|instrucMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instrucMem.sv(3) " "Net \"mem.waddr_a\" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653522029666 "|instrucMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instrucMem.sv(3) " "Net \"mem.we_a\" at instrucMem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653522029667 "|instrucMem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem " "RAM logic \"mem\" is uninferred due to inappropriate RAM size" {  } { { "instrucMem.sv" "mem" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653522029933 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653522029933 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/db/Proyecto.ram0_instrucMem_aad16542.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/db/Proyecto.ram0_instrucMem_aad16542.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1653522029935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653522030166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653522030494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653522030494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[16\] " "No output dependent on input pin \"a\[16\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[17\] " "No output dependent on input pin \"a\[17\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[20\] " "No output dependent on input pin \"a\[20\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[21\] " "No output dependent on input pin \"a\[21\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[22\] " "No output dependent on input pin \"a\[22\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[23\] " "No output dependent on input pin \"a\[23\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[24\] " "No output dependent on input pin \"a\[24\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[25\] " "No output dependent on input pin \"a\[25\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[26\] " "No output dependent on input pin \"a\[26\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[27\] " "No output dependent on input pin \"a\[27\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[28\] " "No output dependent on input pin \"a\[28\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[29\] " "No output dependent on input pin \"a\[29\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[30\] " "No output dependent on input pin \"a\[30\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[31\] " "No output dependent on input pin \"a\[31\]\"" {  } { { "instrucMem.sv" "" { Text "C:/Users/MartinPC/Documents/Semestre 1 - 2022/Taller/LAB 5/ProyectoFinal/instrucMem.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653522030585 "|instrucMem|a[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653522030585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653522030586 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653522030586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653522030586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653522030586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653522030600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 17:40:30 2022 " "Processing ended: Wed May 25 17:40:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653522030600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653522030600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653522030600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653522030600 ""}
