
Power Report for design Toplevel with the following settings:

 Vendor:    Microsemi Corporation                                            
 Program:   Microsemi Libero Software, Release v11.9 SP3 (Version 11.9.3.5)  
            Copyright (C) 1989-2019                                          
 Date:      Tue May 14 12:51:51 2019                                         
 Version:   3.0                                                              


 Design:                 Toplevel          
 Family:                 ProASIC3          
 Die:                    A3P250            
 Package:                100 VQFP          
 Temperature Range:      COM               
 Voltage Range:          COM               
 Operating Conditions:   Typical           
 Operating Mode:         Active            
 Data Source:            Silicon verified  


Power Summary
+---------------+------------+------------+
|               | Power (mW) | Percentage |
+---------------+------------+------------+
| Total Power   |     49.803 |     100.0% |
| Static Power  |      4.890 |       9.8% |
| Dynamic Power |     44.913 |      90.2% |
+---------------+------------+------------+


Annotation Coverage: Frequency Annotation
+-----------------------+------------+------------+------------+---------------+---------------+-------+
| Frequency>=0          | VCD        | Manual     | SmartTime  | Vectorless    | Fixed Values  | Total |
|                       | Annotation | Annotation | Constraint | Estimation    |               |       |
+-----------------------+------------+------------+------------+---------------+---------------+-------+
| Clocks                | 0 (0.00%)  | 0 (0.00%)  | 8 (44.44%) | 0 (0.00%)     | 10 (55.56%)   | 18    |
| Register outputs      | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 1462 (95.87%) | 63 (4.13%)    | 1525  |
| Combinational outputs | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 54 (1.62%)    | 3286 (98.38%) | 3340  |
| Set/Reset nets        | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)     | 4 (100.00%)   | 4     |
| Primary inputs        | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)     | 3 (100.00%)   | 3     |
| Enable pins           | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 9 (81.82%)    | 2 (18.18%)    | 11    |
| Other pins            | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)     | 8 (100.00%)   | 8     |
+-----------------------+------------+------------+------------+---------------+---------------+-------+

+-----------------------+------------+------------+------------+----------------+--------------+-------+
| Frequency=0           | VCD        | Manual     | SmartTime  | Vectorless     | Fixed Values | Total |
|                       | Annotation | Annotation | Constraint | Estimation     |              |       |
+-----------------------+------------+------------+------------+----------------+--------------+-------+
| Clocks                | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)      | 10 (100.00%) | 10    |
| Register outputs      | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 1272 (100.00%) | 0 (0.00%)    | 1272  |
| Combinational outputs | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 36 (100.00%)   | 0 (0.00%)    | 36    |
| Set/Reset nets        | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)      | 4 (100.00%)  | 4     |
| Primary inputs        | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)      | 0 (0.00%)    | 0     |
| Enable pins           | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 4 (100.00%)    | 0 (0.00%)    | 4     |
| Other pins            | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)      | 8 (100.00%)  | 8     |
+-----------------------+------------+------------+------------+----------------+--------------+-------+

Annotation Coverage: Probability Annotation
+-----------------------+------------+------------+------------+---------------+---------------+-------+
| Probability>=0        | VCD        | Manual     | SmartTime  | Vectorless    | Fixed Values  | Total |
|                       | Annotation | Annotation | Constraint | Estimation    |               |       |
+-----------------------+------------+------------+------------+---------------+---------------+-------+
| Clocks                | 0 (0.00%)  | 0 (0.00%)  | 8 (44.44%) | 0 (0.00%)     | 10 (55.56%)   | 18    |
| Register outputs      | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 1462 (95.87%) | 63 (4.13%)    | 1525  |
| Combinational outputs | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 54 (1.62%)    | 3286 (98.38%) | 3340  |
| Set/Reset nets        | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)     | 4 (100.00%)   | 4     |
| Primary inputs        | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)     | 3 (100.00%)   | 3     |
| Enable pins           | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 9 (81.82%)    | 2 (18.18%)    | 11    |
| Other pins            | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)  | 0 (0.00%)     | 8 (100.00%)   | 8     |
+-----------------------+------------+------------+------------+---------------+---------------+-------+


Operating Condition Summary
+----------------------+---------+----------------------------------+
|                      | Value   | Range Definition                 |
+----------------------+---------+----------------------------------+
| Junction Temperature | 25.00 C | Design operating range (default) |
|                      |         |                                  |
| VCC                  | 1.500 V | Design operating range(default)  |
| VCCI 3.3             | 3.300 V | Design operating range(default)  |
+----------------------+---------+----------------------------------+


Breakdown by Rail
+---------------+------------+-------------+--------------+
|               | Power (mW) | Voltage (V) | Current (mA) |
+---------------+------------+-------------+--------------+
| Rail VCC      |     26.130 |      1.500  |     17.420   |
| Rail VCCI 3.3 |     23.672 |      3.300  |      7.173   |
+---------------+------------+-------------+--------------+


Breakdown by Clock
+------------------------------------------------+------------+------------+
|                                                | Power (mW) | Percentage |
+------------------------------------------------+------------+------------+
| Timing_0/m_time[7]:Q (clocks)                  |      0.000 |       0.0% |
| Timing_0/m_time[7]:Q (register outputs)        |      0.232 |       0.5% |
| Timing_0/m_time[7]:Q (primary inputs)          |      0.000 |       0.0% |
| Timing_0/m_time[7]:Q (combinational outputs)   |      0.034 |       0.1% |
| Timing_0/m_time[7]:Q (set/reset nets)          |      0.000 |       0.0% |
| Timing_0/f_time[3]:Q (clocks)                  |      0.000 |       0.0% |
| Timing_0/f_time[3]:Q (register outputs)        |      0.054 |       0.1% |
| Timing_0/f_time[3]:Q (primary inputs)          |      0.000 |       0.0% |
| Timing_0/f_time[3]:Q (combinational outputs)   |      0.029 |       0.1% |
| Timing_0/f_time[3]:Q (set/reset nets)          |      0.000 |       0.0% |
| Timing_0/f_time[2]:Q (clocks)                  |      0.000 |       0.0% |
| Timing_0/f_time[2]:Q (register outputs)        |      0.021 |       0.0% |
| Timing_0/f_time[2]:Q (primary inputs)          |      0.000 |       0.0% |
| Timing_0/f_time[2]:Q (combinational outputs)   |      0.027 |       0.1% |
| Timing_0/f_time[2]:Q (set/reset nets)          |      0.000 |       0.0% |
| ClockDiv_I2C_0/s_clk:Q (clocks)                |      0.000 |       0.0% |
| ClockDiv_I2C_0/s_clk:Q (register outputs)      |      0.240 |       0.5% |
| ClockDiv_I2C_0/s_clk:Q (primary inputs)        |      0.000 |       0.0% |
| ClockDiv_I2C_0/s_clk:Q (combinational outputs) |     21.950 |      48.9% |
| ClockDiv_I2C_0/s_clk:Q (set/reset nets)        |      0.000 |       0.0% |
| FMC_CLK (clocks)                               |      5.649 |      12.6% |
| FMC_CLK (register outputs)                     |      0.014 |       0.0% |
| FMC_CLK (primary inputs)                       |      0.000 |       0.0% |
| FMC_CLK (combinational outputs)                |      0.032 |       0.1% |
| FMC_CLK (set/reset nets)                       |      0.000 |       0.0% |
| CLOCK (clocks)                                 |     15.884 |      35.4% |
| CLOCK (register outputs)                       |      0.254 |       0.6% |
| CLOCK (primary inputs)                         |      0.000 |       0.0% |
| CLOCK (combinational outputs)                  |      0.491 |       1.1% |
| CLOCK (set/reset nets)                         |      0.000 |       0.0% |
| Input to Output                                |      0.000 |       0.0% |
+------------------------------------------------+------------+------------+


Breakdown by Type
+-------------------+------------+------------+
|                   | Power (mW) | Percentage |
+-------------------+------------+------------+
| Type Net          |      9.484 |      19.0% |
| Type Gate         |      2.399 |       4.8% |
| Type I/O          |     22.682 |      45.5% |
| Type Memory       |     10.348 |      20.8% |
| Type Core Static  |      3.900 |       7.8% |
| Type Banks Static |      0.990 |       2.0% |
+-------------------+------------+------------+


Clock Domains Summary: Frequency
+------------------------+--------+----------------+----------------+-----------------+----------------+
| Name                   | Clocks | Register       | Set/Reset      | Primary         | Combinational  |
|                        | (MHz)  | outputs        | nets           | inputs          | outputs        |
|                        |        | (MHz)          | (MHz)          | (MHz)           | (MHz)          |
+------------------------+--------+----------------+----------------+-----------------+----------------+
| Timing_0/m_time[7]:Q   | 0.000  | 1.329 (0.00 %) | 0.000 (0.00 %) | 0.000 (0.00 %)  | 0.524 (0.00 %) |
| Timing_0/f_time[3]:Q   | 0.000  | 0.645 (0.00 %) | 0.000 (0.00 %) | 0.000 (0.00 %)  | 0.325 (0.00 %) |
| Timing_0/f_time[2]:Q   | 0.000  | 6.370 (0.00 %) | 0.000 (0.00 %) | 0.000 (0.00 %)  | 5.467 (0.00 %) |
| ClockDiv_I2C_0/s_clk:Q | 0.000  | 0.074 (0.00 %) | 0.000 (0.00 %) | 0.000 (0.00 %)  | 0.241 (0.00 %) |
| FMC_CLK                | 27.000 | 0.032 (0.24 %) | 0.000 (0.00 %) | 1.350 (10.00 %) | 0.083 (0.61 %) |
| CLOCK                  | 32.000 | 0.286 (1.79 %) | 0.000 (0.00 %) | 1.600 (10.00 %) | 0.210 (1.31 %) |
+------------------------+--------+----------------+----------------+-----------------+----------------+

Clock Domains Summary: Probability
+------------------------+--------+----------+-----------+---------+---------------+
| Name                   | Clocks | Register | Set/Reset | Primary | Combinational |
|                        | (%)    | outputs  | nets      | inputs  | outputs       |
|                        |        | (%)      | (%)       | (%)     | (%)           |
+------------------------+--------+----------+-----------+---------+---------------+
| Timing_0/m_time[7]:Q   | 50.000 | 18.819   | 50.000    | 50.000  | 18.582        |
| Timing_0/f_time[3]:Q   | 50.000 | 11.296   | 50.000    | 50.000  | 10.210        |
| Timing_0/f_time[2]:Q   | 50.000 | 25.000   | 50.000    | 50.000  | 20.007        |
| ClockDiv_I2C_0/s_clk:Q | 50.000 | 2.291    | 50.000    | 50.000  | 28.128        |
| FMC_CLK                | 50.000 | 18.088   | 50.000    | 50.000  | 29.898        |
| CLOCK                  | 50.000 | 9.352    | 50.000    | 50.000  | 27.116        |
+------------------------+--------+----------+-----------+---------+---------------+

Set Of Pins Summary: Frequency
+-------------------+-------+
| Name              | Data  |
|                   | (MHz) |
+-------------------+-------+
| IOsEnableSet      | 0.021 |
| MemoriesEnableSet | 0.114 |
+-------------------+-------+

Set Of Pins Summary: Probability
+-------------------+--------+
| Name              | Data   |
|                   | (%)    |
+-------------------+--------+
| IOsEnableSet      | 50.032 |
| MemoriesEnableSet | 2.232  |
+-------------------+--------+


