// Seed: 2226720846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_7;
  wand id_8;
  wire id_9 = {id_9, 1'b0, id_8} ** id_4;
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_12 = 0;
endmodule
