
---------- Begin Simulation Statistics ----------
final_tick                               584977125200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304837                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   304847                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.80                       # Real time elapsed on the host
host_tick_rate                               85078788                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000027                       # Number of instructions simulated
sim_ops                                      10000382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002791                       # Number of seconds simulated
sim_ticks                                  2790975200                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3845493                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3857529                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.697741                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.697741                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    9615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        26102                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1311430                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   531                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.540606                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5335031                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             775156                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          487587                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5068146                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           58                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       897800                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12030518                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4559875                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        53259                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10749445                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             60                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24389                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            70                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          497                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11112442                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10709149                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.767385                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8527517                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.534831                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10727257                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11465372                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8642604                       # number of integer regfile writes
system.switch_cpus.ipc                       1.433196                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.433196                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5416716     50.14%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            6      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            7      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4600030     42.58%     92.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       785941      7.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10802707                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4668896                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.432197                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          470819     10.08%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4174384     89.41%     99.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23693      0.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15471515                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33372331                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10709115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14059723                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12029929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10802707                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           58                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2029517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       130412                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1983500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6967798                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.550376                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.207374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2038484     29.26%     29.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1120633     16.08%     45.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1857299     26.66%     71.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1838055     26.38%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       113324      1.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6967798                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.548240                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             86                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          186                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           34                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          264                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2115544                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       465242                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5068146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       897800                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        24091037                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                  6977413                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      84                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               24                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              71                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       194450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       389277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            448                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3243167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3243173                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3243167                       # number of overall hits
system.cpu.dcache.overall_hits::total         3243173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       323598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         323602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       323598                       # number of overall misses
system.cpu.dcache.overall_misses::total        323602                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4749078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4749078000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4749078000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4749078000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3566765                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3566775                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3566765                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3566775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.400000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.090726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.090727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.400000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.090726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.090727                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14675.857082                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14675.675676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14675.857082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14675.675676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          684                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         9382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                80                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              70                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.550000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.028571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       194450                       # number of writebacks
system.cpu.dcache.writebacks::total            194450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       128896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       128896                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       128896                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       128896                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       194702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       194702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       194702                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       194702                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2088418400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2088418400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2088418400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2088418400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054588                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054588                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.054588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10726.229828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10726.229828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10726.229828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10726.229828                       # average overall mshr miss latency
system.cpu.dcache.replacements                 194450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2531601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2531607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       318388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4656515600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4656515600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2849989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2849999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.111716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14625.286129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14625.102390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       127636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       127636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       190752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       190752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2019701600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2019701600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.066931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10588.101829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10588.101829                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       711566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         711566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     92562400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     92562400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       716776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       716776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.007269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17766.295585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17766.295585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1260                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1260                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     68716800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68716800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005511                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17396.658228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17396.658228                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.531432                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2681750                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            194450                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.791463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      582186150800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.262517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.268915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.004932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.993238                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28728906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28728906                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1520898                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1520921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1520898                       # number of overall hits
system.cpu.icache.overall_hits::total         1520921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          172                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     11447999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11447999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     11447999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11447999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1521070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1521095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1521070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1521095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66558.133721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65793.097701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66558.133721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65793.097701                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6090                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   126.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          119                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      9052399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9052399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      9052399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9052399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76070.579832                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76070.579832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76070.579832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76070.579832                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1520898                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1520921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     11447999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11447999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1521070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1521095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66558.133721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65793.097701                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      9052399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9052399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76070.579832                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76070.579832                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            67.405943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      582186150400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    65.405946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.127746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.131652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12168881                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12168881                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 582186160000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2790965200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       184283                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184283                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       184283                       # number of overall hits
system.l2.overall_hits::total                  184283                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        10419                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10544                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        10419                       # number of overall misses
system.l2.overall_misses::total                 10544                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8954800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    815151600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        824106400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8954800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    815151600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       824106400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       194702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               194827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       194702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              194827                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.053513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054120                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.053513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054120                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75250.420168                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78237.028506                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78158.801214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75250.420168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78237.028506                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78158.801214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11992                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 913                       # number of writebacks
system.l2.writebacks::total                       913                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        10394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10513                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        12661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        10394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23174                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8370600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    763091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    771461600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    800425063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8370600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    763091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1571886663                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.053384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.053384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118947                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70341.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73416.490283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73381.679825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63219.734855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70341.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73416.490283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67829.751575                       # average overall mshr miss latency
system.l2.replacements                          14414                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       124252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           124252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       124252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       124252                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        12661                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          12661                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    800425063                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    800425063                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63219.734855                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63219.734855                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3382                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 568                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     45355200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45355200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.143797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.143797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79850.704225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79850.704225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     42358800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     42358800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.142785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75104.255319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75104.255319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8954800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8954800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75250.420168                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74006.611570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8370600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8370600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70341.176471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70341.176471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       180901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            180901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         9851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    769796400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    769796400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       190752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        190756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.051643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78143.985382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78112.267884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    720732200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    720732200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.051533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73319.654120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73319.654120                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   49230                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               49230                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7334                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6214.241310                       # Cycle average of tags in use
system.l2.tags.total_refs                      383004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.927374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              582188816000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5869.447277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   344.794033                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.716485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.042089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.758574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7723                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.026611                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.942749                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6435091                       # Number of tag accesses
system.l2.tags.data_accesses                  6435091                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     24416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     20120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000241226362                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          106                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          106                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               67091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        913                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45452                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1826                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    678                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45452                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1826                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     421.396226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    258.245367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1531.191964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            99     93.40%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      5.66%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           106                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.047170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.013283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               50     47.17%     47.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      7.55%     54.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     40.57%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.77%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           106                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   43392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2908928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               116864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1042.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2790200402                       # Total gap between requests
system.mem_ctrls.avgGap                     118033.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1562624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        15232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1287680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       115648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 559884588.010671019554                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5457590.594140714966                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 461372784.681139409542                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41436412.620219632983                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        24426                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          238                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        20788                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1826                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    775028300                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      7649604                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    734016774                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  30311563242                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31729.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32141.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     35309.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16599979.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1563264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        15232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1330432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2909696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        15488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       116864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       116864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        12213                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        10394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22732                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          913                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           913                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        91724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       183448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    560113899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5457591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    476690728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1042537390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        91724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5457591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5549315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41872103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41872103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41872103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        91724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       183448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    560113899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5457591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    476690728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1084409492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                44774                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1807                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          124                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               762610970                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             167992048                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1516694678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17032.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33874.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               38557                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1308                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   443.939836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   308.959230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.342682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           58      0.86%      0.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2703     40.25%     41.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          970     14.45%     55.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          503      7.49%     63.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          345      5.14%     68.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          255      3.80%     71.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          234      3.48%     75.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          161      2.40%     77.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1486     22.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2865536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             115648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1026.714963                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.436413                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    34936102.656000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    17244101.952000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   149803762.752000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3729292.896000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 230769881.664001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1047015830.783999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 358722326.591999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1842221299.295999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   660.063658                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    796828610                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     93080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1901056590                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    35821094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    17675724.528000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   146534209.920000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5464202.688000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 230769881.664001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1086122371.488003                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 325680687.527999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1848068172.215999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   662.158579                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    722961610                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     93080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1974923590                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          913                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13501                       # Transaction distribution
system.membus.trans_dist::ReadExReq               564                       # Transaction distribution
system.membus.trans_dist::ReadExResp              564                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          22168                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        59878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  59878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3026560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3026560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22732                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            58124131                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211090349                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1639791                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1602206                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        23980                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1113730                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1112887                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.924308                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             414                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           21                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           21                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1977817                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            5                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        23891                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6457310                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.548735                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.806025                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3249583     50.32%     50.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       783233     12.13%     62.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       169522      2.63%     65.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       141501      2.19%     67.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2113471     32.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6457310                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000309                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000664                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4932304                       # Number of memory references committed
system.switch_cpus.commit.loads               4215527                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1263174                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8737383                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            45                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5068352     50.68%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4215527     42.15%     92.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       716777      7.17%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000664                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2113471                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           534310                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4763309                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            925863                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        719920                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          24389                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1031499                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            95                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12313254                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         88898                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        21977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13349252                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1639791                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1113301                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6919442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           48960                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                148                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1352                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1521081                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6967798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.919015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.846209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4292641     61.61%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           250226      3.59%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           192376      2.76%     67.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           392029      5.63%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           499799      7.17%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           127412      1.83%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           230479      3.31%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           321576      4.62%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           661260      9.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6967798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.235014                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.913209                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1709283                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          852569                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          497                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         181013                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             50                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2790975200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          24389                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           963848                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3193752                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         8393                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1200576                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1576833                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       12075515                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         46716                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1198                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         632075                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1425                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       934106                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14075720                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            17319292                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12926691                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              151                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11754480                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2321108                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             905                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           19                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4292538                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16322021                       # The number of ROB reads
system.switch_cpus.rob.writes                24468069                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000357                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            190877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       124252                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13501                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            15738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       190756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       583862                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                584104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     49811968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49827456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30152                       # Total snoops (count)
system.tol2bus.snoopTraffic                    116864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           224979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001991                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044580                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 224531     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    448      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             224979                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 584977125200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          466828400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            238000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         389404000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               608513418400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356025                       # Simulator instruction rate (inst/s)
host_mem_usage                               16978316                       # Number of bytes of host memory used
host_op_rate                                   356032                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.97                       # Real time elapsed on the host
host_tick_rate                               76177407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110000027                       # Number of instructions simulated
sim_ops                                     110002128                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023536                       # Number of seconds simulated
sim_ticks                                 23536293200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       163930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        327881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          42669711                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         42758046                       # number of cc regfile writes
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100001746                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.588407                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.588407                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       159727                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         14406962                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3368                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.772823                       # Inst execution rate
system.switch_cpus.iew.exec_refs             51059088                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6348770                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3249252                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      48362810                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7121057                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    113442203                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      44710318                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       346910                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104314204                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         153641                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           949                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         3035                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46330                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       113397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         111301540                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             104035814                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.743672                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          82771858                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.768092                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              104153129                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        109789581                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        83398873                       # number of integer regfile writes
system.switch_cpus.ipc                       1.699503                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.699503                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      53266235     50.89%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           19      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           20      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            5      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           23      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     44976722     42.97%     93.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      6418091      6.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      104661115                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            47380196                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.452701                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4609129      9.73%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       42575763     89.86%     99.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        195304      0.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      152041025                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    316511265                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    104035651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    126878095                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          113438714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         104661115                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     13437082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       969586                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14226175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58839901                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.778744                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.138304                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11893394     20.21%     20.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9514779     16.17%     36.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     18023922     30.63%     67.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18532736     31.50%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       875066      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58839901                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.778719                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            286                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          647                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses          163                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          834                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     19889895                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2546343                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     48362810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7121057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       225723577                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             40                       # number of misc regfile writes
system.switch_cpus.numCycles                 58840733                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads              135                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes             102                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1918304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3836625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2945                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     31820312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31820312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     31820312                       # number of overall hits
system.cpu.dcache.overall_hits::total        31820312                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      3304291                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3304291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3304291                       # number of overall misses
system.cpu.dcache.overall_misses::total       3304291                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  34611456000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34611456000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  34611456000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34611456000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data     35124603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35124603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35124603                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35124603                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.094073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.094073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094073                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10474.699716                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10474.699716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10474.699716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10474.699716                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2553                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        60420                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               325                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             460                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.855385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.347826                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1918304                       # number of writebacks
system.cpu.dcache.writebacks::total           1918304                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1385985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1385985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1385985                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1385985                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1918306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1918306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1918306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1918306                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17024460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17024460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17024460000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17024460000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054614                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.054614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8874.736356                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8874.736356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8874.736356                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8874.736356                       # average overall mshr miss latency
system.cpu.dcache.replacements                1918304                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     25819008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25819008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3245789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3245789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33746918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33746918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     29064797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29064797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.111674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10397.138569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10397.138569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1375675                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1375675                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1870114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1870114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16383358800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16383358800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8760.620369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8760.620369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6001304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6001304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        58502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    864538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    864538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6059806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6059806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14777.922122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14777.922122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        10310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10310                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        48192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        48192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    641101200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    641101200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13303.062749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13303.062749                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34494745                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1918560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.979498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         282915128                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        282915128                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     12772791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12772791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     12772791                       # number of overall hits
system.cpu.icache.overall_hits::total        12772791                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           20                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           20                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1679600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1679600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1679600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1679600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst     12772811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12772811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     12772811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12772811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        83980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        83980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        83980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        83980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          330                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          165                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1368800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1368800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1368800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1368800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91253.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91253.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91253.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91253.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     12772791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12772791                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           20                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1679600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1679600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     12772811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12772811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        83980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        83980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1368800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1368800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91253.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91253.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           132.789467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14293848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          105101.823529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   130.789467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.255448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.259354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         102182503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        102182503                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  23536293200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      1862425                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1862425                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1862425                       # number of overall hits
system.l2.overall_hits::total                 1862425                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        55881                       # number of demand (read+write) misses
system.l2.demand_misses::total                  55896                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        55881                       # number of overall misses
system.l2.overall_misses::total                 55896                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1354800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4265635600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4266990400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1354800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4265635600                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4266990400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1918306                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1918321                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1918306                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1918321                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.029130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029138                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.029130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029138                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        90320                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76334.274619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76338.027766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        90320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76334.274619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76338.027766                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    108369                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15218                       # number of writebacks
system.l2.writebacks::total                     15218                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          268                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 268                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          268                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                268                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        55613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             55628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       111268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        55613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166896                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1280600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3981749200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3983029800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   6939115055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1280600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3981749200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10922144855                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.028991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.028991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85373.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71597.453833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71601.168476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62363.977559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85373.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71597.453833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65442.819810                       # average overall mshr miss latency
system.l2.replacements                         163930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       959551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           959551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       959551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       959551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       958753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           958753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       958753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       958753                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       111268                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         111268                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   6939115055                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   6939115055                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62363.977559                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62363.977559                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        43708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43708                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4484                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    339056800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     339056800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        48192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.093044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.093044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75614.808207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75614.808207                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           67                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               67                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    314355200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    314355200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.091654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.091654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71169.390989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71169.390989                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1354800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1354800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        90320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        90320                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1280600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1280600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85373.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85373.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1818717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1818717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        51397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3926578800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3926578800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1870114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1870114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.027483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76397.042629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76397.042629                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        51196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3667394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3667394000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.027376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71634.385499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71634.385499                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  432086                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              432088                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 47652                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7956.344178                       # Cycle average of tags in use
system.l2.tags.total_refs                     3896994                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2034501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.915454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7693.963697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   262.380481                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.939205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.032029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971233                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7841                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          557                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3436                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.012695                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.957153                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63412560                       # Number of tag accesses
system.l2.tags.data_accesses                 63412560                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    216525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    101926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000830017684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1731                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1731                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              488403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      163951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15218                       # Number of write requests accepted
system.mem_ctrls.readBursts                    327902                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30436                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9421                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                327902                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30436                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  124994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     183.952629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    166.756638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.105090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            28      1.62%      1.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           144      8.32%      9.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          278     16.06%     26.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          347     20.05%     46.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          271     15.66%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          237     13.69%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          142      8.20%     83.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           92      5.31%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           66      3.81%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           50      2.89%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           19      1.10%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           22      1.27%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           11      0.64%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            9      0.52%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.29%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.12%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1731                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.564991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.533992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              442     25.53%     25.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      3.29%     28.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1118     64.59%     93.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      3.06%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      3.06%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1731                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  602944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                20985728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1947904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    891.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23536932400                       # Total gap between requests
system.mem_ctrls.avgGap                     131367.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     13857600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      6523264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1945920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 588775806.038990020752                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 81576.142159887779                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 277157662.192957401276                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82677420.079046264291                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       216646                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           30                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       111226                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30436                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   6598338764                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1406260                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3785627061                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 552760057789                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30456.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     46875.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34035.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18161389.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     13865344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      7118464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      20985728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1947904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1947904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       108323                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        55613                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         163951                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        15218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         15218                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    589104830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        81576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    302446266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        891632672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        81576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        81576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82761715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82761715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82761715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    589104830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        81576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    302446266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       974394388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               318481                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30405                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        19906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        19648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        20055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        20914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1332                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5021515083                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1194940712                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10385372085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15767.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32609.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              276463                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22073                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        50346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   443.483415                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   300.607460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   373.215612                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1102      2.19%      2.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21095     41.90%     44.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6696     13.30%     57.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3178      6.31%     63.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2114      4.20%     67.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1595      3.17%     71.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1297      2.58%     73.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1117      2.22%     75.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12152     24.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        50346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20382784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1945920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              866.015044                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.677420                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    264338605.439998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    130459223.663998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1059004191.167992                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  73904104.512000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1948007213.376081                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 10073198268.672106                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1979470175.927997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  15528381782.759995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   659.763271                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4359188238                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    785720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18391384962                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    266129660.159998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    131353670.447998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1048871224.799994                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  80787778.848000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1948007213.376081                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 9879126098.688120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2142667227.959992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  15496942874.279955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   658.427508                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4729731275                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    785720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18020841925                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             159534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15218                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148712                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4417                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4417                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         159534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       491832                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 491832                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22933632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22933632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            163951                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  163951    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              163951                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           566979350                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1524796074                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        16742935                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     16518302                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       150703                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     10169365                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10168888                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.995309                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             830                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           97                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           36                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           61                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     13082155                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           10                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       150659                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     55481175                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.802496                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.838801                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     23884535     43.05%     43.05% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      7406577     13.35%     56.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1269137      2.29%     58.69% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1623941      2.93%     61.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     21296985     38.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     55481175                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    100002868                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      100004614                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            48703543                       # Number of memory references committed
system.switch_cpus.commit.loads              42643736                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           14109947                       # Number of branches committed
system.switch_cpus.commit.vector                   90                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            85892684                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls           200                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     51301031     51.30%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd           15      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            5      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           20      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     42643736     42.64%     93.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6059807      6.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    100004614                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     21296985                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5043135                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      38485754                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           7993175                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       7164196                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         153641                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      9632263                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            44                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      115221149                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        585615                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       121861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              121762163                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            16742935                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10169754                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              58564337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          307370                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines          12772811                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            17                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     58839901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.069710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.889095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         34167565     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2581140      4.39%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1810418      3.08%     65.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          3363516      5.72%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          4667393      7.93%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1076458      1.83%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          2825689      4.80%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          2298779      3.91%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          6048943     10.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     58839901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.284547                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.069352                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            15640371                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         5719072                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         3035                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1061256                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            377                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  23536293200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         153641                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          9243012                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        22238778                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16435                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          10808787                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      16379248                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      113769043                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        354128                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5376                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7685174                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           9701                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      8655426                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands    137745951                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           166885268                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        119975269                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              465                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps     121795303                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         15950618                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             519                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           43                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          42960918                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                147270634                       # The number of ROB reads
system.switch_cpus.rob.writes               229534800                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts        100000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps          100001746                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1870127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       974769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       958753                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148712                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           133069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48192                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1870114                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5754914                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5754944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    491085824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              491087744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          296999                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1947904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2215320                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001329                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036436                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2212375     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2945      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2215320                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23536293200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4603936400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             30000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3836608000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
