<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html" target="file-frame">third_party/tests/utd-sv/fpu_div.v</a>
defines: 
time_elapsed: 0.162s
ram usage: 14160 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/fpu_div.v.html" target="file-frame">third_party/tests/utd-sv/fpu_div.v</a>
module fpu_div (
	inq_op,
	inq_rnd_mode,
	inq_id,
	inq_in1,
	inq_in1_53_0_neq_0,
	inq_in1_50_0_neq_0,
	inq_in1_53_32_neq_0,
	inq_in1_exp_eq_0,
	inq_in1_exp_neq_ffs,
	inq_in2,
	inq_in2_53_0_neq_0,
	inq_in2_50_0_neq_0,
	inq_in2_53_32_neq_0,
	inq_in2_exp_eq_0,
	inq_in2_exp_neq_ffs,
	inq_div,
	eiv_dest_rdy,
	fdiv_clken_l,
	fdiv_clken_l_div_exp_buf1,
	arst_l,
	grst_l,
	rclk,
	div_pipe_active,
	d1stg_step,
	d8stg_fdiv_in,
	div_id_out_in,
	div_exc_out,
	d8stg_fdivd,
	d8stg_fdivs,
	div_sign_out,
	div_exp_outa,
	div_frac_outa,
	se,
	si,
	so
);
	input [7:0] inq_op;
	input [1:0] inq_rnd_mode;
	input [4:0] inq_id;
	input [63:0] inq_in1;
	input inq_in1_53_0_neq_0;
	input inq_in1_50_0_neq_0;
	input inq_in1_53_32_neq_0;
	input inq_in1_exp_eq_0;
	input inq_in1_exp_neq_ffs;
	input [63:0] inq_in2;
	input inq_in2_53_0_neq_0;
	input inq_in2_50_0_neq_0;
	input inq_in2_53_32_neq_0;
	input inq_in2_exp_eq_0;
	input inq_in2_exp_neq_ffs;
	input inq_div;
	input div_dest_rdy;
	input fdiv_clken_l;
	input fdiv_clken_l_div_exp_buf1;
	input arst_l;
	input grst_l;
	input rclk;
	output div_pipe_active;
	output d1stg_step;
	output d8stg_fdiv_in;
	output [9:0] div_id_out_in;
	output [4:0] div_exc_out;
	output d8stg_fdivd;
	output d8stg_fdivs;
	output div_sign_out;
	output [10:0] div_exp_outa;
	output [51:0] div_frac_outa;
	input se;
	input si;
	output so;
	wire d1stg_snan_sng_in1;
	wire d1stg_snan_dbl_in1;
	wire d1stg_snan_sng_in2;
	wire d1stg_snan_dbl_in2;
	wire d1stg_dblop;
	wire d234stg_fdiv;
	wire d3stg_fdiv;
	wire d4stg_fdiv;
	wire d5stg_fdiva;
	wire d5stg_fdivb;
	wire d5stg_fdivs;
	wire d5stg_fdivd;
	wire d6stg_fdiv;
	wire d6stg_fdivs;
	wire d6stg_fdivd;
	wire d7stg_fdiv;
	wire d7stg_fdivd;
	wire div_norm_frac_in1_dbl_norm;
	wire div_norm_frac_in1_dbl_dnrm;
	wire div_norm_frac_in1_sng_norm;
	wire div_norm_frac_in1_sng_dnrm;
	wire div_norm_frac_in2_dbl_norm;
	wire div_norm_frac_in2_dbl_dnrm;
	wire div_norm_frac_in2_sng_norm;
	wire div_norm_frac_in2_sng_dnrm;
	wire div_norm_inf;
	wire div_norm_qnan;
	wire div_norm_zero;
	wire div_frac_add_in2_load;
	wire d6stg_frac_out_shl1;
	wire d6stg_frac_out_nosh;
	wire div_frac_add_in1_add;
	wire div_frac_add_in1_load;
	wire d7stg_rndup_inv;
	wire d7stg_to_0;
	wire d7stg_to_0_inv;
	wire div_frac_out_add_in1;
	wire div_frac_out_add;
	wire div_frac_out_shl1_dbl;
	wire div_frac_out_shl1_sng;
	wire div_frac_out_of;
	wire div_frac_out_load;
	wire div_expadd1_in1_dbl;
	wire div_expadd1_in1_sng;
	wire div_expadd1_in2_exp_in2_dbl;
	wire div_expadd1_in2_exp_in2_sng;
	wire div_exp1_expadd1;
	wire div_exp1_0835;
	wire div_exp1_0118;
	wire div_exp1_zero;
	wire div_exp1_load;
	wire div_expadd2_in1_exp_out;
	wire div_expadd2_no_decr_inv;
	wire div_expadd2_cin;
	wire div_exp_out_expadd22_inv;
	wire div_exp_out_expadd2;
	wire div_exp_out_of;
	wire div_exp_out_exp_out;
	wire div_exp_out_load;
	wire [12:0] div_exp1;
	wire [12:12] div_expadd2;
	wire [12:0] div_exp_out;
	wire [5:0] div_shl_cnt;
	wire d6stg_frac_0;
	wire d6stg_frac_1;
	wire d6stg_frac_2;
	wire d6stg_frac_29;
	wire d6stg_frac_30;
	wire d6stg_frac_31;
	wire div_frac_add_in1_neq_0;
	wire div_frac_add_52_inv;
	wire div_frac_add_52_inva;
	wire [54:53] div_frac_out;
	wire scan_out_fpu_div_ctl;
	fpu_div_ctl fpu_div_ctl(
		.inq_in1_51(inq_in1[51]),
		.inq_in1_54(inq_in1[54]),
		.inq_in1_53_0_neq_0(inq_in1_53_0_neq_0),
		.inq_in1_50_0_neq_0(inq_in1_50_0_neq_0),
		.inq_in1_53_32_neq_0(inq_in1_53_32_neq_0),
		.inq_in1_exp_eq_0(inq_in1_exp_eq_0),
		.inq_in1_exp_neq_ffs(inq_in1_exp_neq_ffs),
		.inq_in2_51(inq_in2[51]),
		.inq_in2_54(inq_in2[54]),
		.inq_in2_53_0_neq_0(inq_in2_53_0_neq_0),
		.inq_in2_50_0_neq_0(inq_in2_50_0_neq_0),
		.inq_in2_53_32_neq_0(inq_in2_53_32_neq_0),
		.inq_in2_exp_eq_0(inq_in2_exp_eq_0),
		.inq_in2_exp_neq_ffs(inq_in2_exp_neq_ffs),
		.inq_op(inq_op[7:0]),
		.div_exp1(div_exp1[12:0]),
		.div_dest_rdy(div_dest_rdy),
		.inq_rnd_mode(inq_rnd_mode[1:0]),
		.inq_id(inq_id[4:0]),
		.inq_in1_63(inq_in1[63]),
		.inq_in2_63(inq_in2[63]),
		.inq_div(inq_div),
		.div_exp_out(div_exp_out[12:0]),
		.div_frac_add_52_inva(div_frac_add_52_inva),
		.div_frac_add_in1_neq_0(div_frac_add_in1_neq_0),
		.div_frac_out_54(div_frac_out[54]),
		.d6stg_frac_0(d6stg_frac_0),
		.d6stg_frac_1(d6stg_frac_1),
		.d6stg_frac_2(d6stg_frac_2),
		.d6stg_frac_29(d6stg_frac_29),
		.d6stg_frac_30(d6stg_frac_30),
		.d6stg_frac_31(d6stg_frac_31),
		.div_frac_out_53(div_frac_out[53]),
		.div_expadd2_12(div_expadd2[12]),
		.arst_l(arst_l),
		.grst_l(grst_l),
		.rclk(rclk),
		.div_pipe_active(div_pipe_active),
		.d1stg_snan_sng_in1(d1stg_snan_sng_in1),
		.d1stg_snan_dbl_in1(d1stg_snan_dbl_in1),
		.d1stg_snan_sng_in2(d1stg_snan_sng_in2),
		.d1stg_snan_dbl_in2(d1stg_snan_dbl_in2),
		.d1stg_step(d1stg_step),
		.d1stg_dblop(d1stg_dblop),
		.d234stg_fdiv(d234stg_fdiv),
		.d3stg_fdiv(d3stg_fdiv),
		.d4stg_fdiv(d4stg_fdiv),
		.d5stg_fdiva(d5stg_fdiva),
		.d5stg_fdivb(d5stg_fdivb),
		.d5stg_fdivs(d5stg_fdivs),
		.d5stg_fdivd(d5stg_fdivd),
		.d6stg_fdiv(d6stg_fdiv),
		.d6stg_fdivs(d6stg_fdivs),
		.d6stg_fdivd(d6stg_fdivd),
		.d7stg_fdiv(d7stg_fdiv),
		.d7stg_fdivd(d7stg_fdivd),
		.d8stg_fdiv_in(d8stg_fdiv_in),
		.d8stg_fdivs(d8stg_fdivs),
		.d8stg_fdivd(d8stg_fdivd),
		.div_id_out_in(div_id_out_in[9:0]),
		.div_sign_out(div_sign_out),
		.div_exc_out(div_exc_out[4:0]),
		.div_norm_frac_in1_dbl_norm(div_norm_frac_in1_dbl_norm),
		.div_norm_frac_in1_dbl_dnrm(div_norm_frac_in1_dbl_dnrm),
		.div_norm_frac_in1_sng_norm(div_norm_frac_in1_sng_norm),
		.div_norm_frac_in1_sng_dnrm(div_norm_frac_in1_sng_dnrm),
		.div_norm_frac_in2_dbl_norm(div_norm_frac_in2_dbl_norm),
		.div_norm_frac_in2_dbl_dnrm(div_norm_frac_in2_dbl_dnrm),
		.div_norm_frac_in2_sng_norm(div_norm_frac_in2_sng_norm),
		.div_norm_frac_in2_sng_dnrm(div_norm_frac_in2_sng_dnrm),
		.div_norm_inf(div_norm_inf),
		.div_norm_qnan(div_norm_qnan),
		.div_norm_zero(div_norm_zero),
		.div_frac_add_in2_load(div_frac_add_in2_load),
		.d6stg_frac_out_shl1(d6stg_frac_out_shl1),
		.d6stg_frac_out_nosh(d6stg_frac_out_nosh),
		.div_frac_add_in1_add(div_frac_add_in1_add),
		.div_frac_add_in1_load(div_frac_add_in1_load),
		.d7stg_rndup_inv(d7stg_rndup_inv),
		.d7stg_to_0(d7stg_to_0),
		.d7stg_to_0_inv(d7stg_to_0_inv),
		.div_frac_out_add_in1(div_frac_out_add_in1),
		.div_frac_out_add(div_frac_out_add),
		.div_frac_out_shl1_dbl(div_frac_out_shl1_dbl),
		.div_frac_out_shl1_sng(div_frac_out_shl1_sng),
		.div_frac_out_of(div_frac_out_of),
		.div_frac_out_load(div_frac_out_load),
		.div_expadd1_in1_dbl(div_expadd1_in1_dbl),
		.div_expadd1_in1_sng(div_expadd1_in1_sng),
		.div_expadd1_in2_exp_in2_dbl(div_expadd1_in2_exp_in2_dbl),
		.div_expadd1_in2_exp_in2_sng(div_expadd1_in2_exp_in2_sng),
		.div_exp1_expadd1(div_exp1_expadd1),
		.div_exp1_0835(div_exp1_0835),
		.div_exp1_0118(div_exp1_0118),
		.div_exp1_zero(div_exp1_zero),
		.div_exp1_load(div_exp1_load),
		.div_expadd2_in1_exp_out(div_expadd2_in1_exp_out),
		.div_expadd2_no_decr_inv(div_expadd2_no_decr_inv),
		.div_expadd2_cin(div_expadd2_cin),
		.div_exp_out_expadd22_inv(div_exp_out_expadd22_inv),
		.div_exp_out_expadd2(div_exp_out_expadd2),
		.div_exp_out_of(div_exp_out_of),
		.div_exp_out_exp_out(div_exp_out_exp_out),
		.div_exp_out_load(div_exp_out_load),
		.se(se),
		.si(si),
		.so(scan_out_fpu_div_ctl)
	);
	wire scan_out_fpu_div_exp_dp;
	fpu_div_exp_dp fpu_div_exp_dp(
		.inq_in1(inq_in1[62:52]),
		.inq_in2(inq_in2[62:52]),
		.d1stg_step(d1stg_step),
		.d234stg_fdiv(d234stg_fdiv),
		.div_expadd1_in1_dbl(div_expadd1_in1_dbl),
		.div_expadd1_in1_sng(div_expadd1_in1_sng),
		.div_expadd1_in2_exp_in2_dbl(div_expadd1_in2_exp_in2_dbl),
		.div_expadd1_in2_exp_in2_sng(div_expadd1_in2_exp_in2_sng),
		.d3stg_fdiv(d3stg_fdiv),
		.d4stg_fdiv(d4stg_fdiv),
		.div_shl_cnt(div_shl_cnt[5:0]),
		.div_exp1_expadd1(div_exp1_expadd1),
		.div_exp1_0835(div_exp1_0835),
		.div_exp1_0118(div_exp1_0118),
		.div_exp1_zero(div_exp1_zero),
		.div_exp1_load(div_exp1_load),
		.div_expadd2_in1_exp_out(div_expadd2_in1_exp_out),
		.d5stg_fdiva(d5stg_fdiva),
		.d5stg_fdivd(d5stg_fdivd),
		.d5stg_fdivs(d5stg_fdivs),
		.d6stg_fdiv(d6stg_fdiv),
		.d7stg_fdiv(d7stg_fdiv),
		.div_expadd2_no_decr_inv(div_expadd2_no_decr_inv),
		.div_expadd2_cin(div_expadd2_cin),
		.div_exp_out_expadd2(div_exp_out_expadd2),
		.div_exp_out_expadd22_inv(div_exp_out_expadd22_inv),
		.div_exp_out_of(div_exp_out_of),
		.d7stg_to_0_inv(d7stg_to_0_inv),
		.d7stg_fdivd(d7stg_fdivd),
		.div_exp_out_exp_out(div_exp_out_exp_out),
		.d7stg_rndup_inv(d7stg_rndup_inv),
		.div_frac_add_52_inv(div_frac_add_52_inv),
		.div_exp_out_load(div_exp_out_load),
		.fdiv_clken_l(fdiv_clken_l_div_exp_buf1),
		.rclk(rclk),
		.div_exp1(div_exp1[12:0]),
		.div_expadd2_12(div_expadd2[12]),
		.div_exp_out(div_exp_out[12:0]),
		.div_exp_outa(div_exp_outa[10:0]),
		.se(se),
		.si(scan_out_fpu_div_ctl),
		.so(scan_out_fpu_div_exp_dp)
	);
	fpu_div_frac_dp fpu_div_frac_dp(
		.inq_in1(inq_in1[54:0]),
		.inq_in2(inq_in2[54:0]),
		.d1stg_step(d1stg_step),
		.div_norm_frac_in1_dbl_norm(div_norm_frac_in1_dbl_norm),
		.div_norm_frac_in1_dbl_dnrm(div_norm_frac_in1_dbl_dnrm),
		.div_norm_frac_in1_sng_norm(div_norm_frac_in1_sng_norm),
		.div_norm_frac_in1_sng_dnrm(div_norm_frac_in1_sng_dnrm),
		.div_norm_frac_in2_dbl_norm(div_norm_frac_in2_dbl_norm),
		.div_norm_frac_in2_dbl_dnrm(div_norm_frac_in2_dbl_dnrm),
		.div_norm_frac_in2_sng_norm(div_norm_frac_in2_sng_norm),
		.div_norm_frac_in2_sng_dnrm(div_norm_frac_in2_sng_dnrm),
		.div_norm_inf(div_norm_inf),
		.div_norm_qnan(div_norm_qnan),
		.d1stg_dblop(d1stg_dblop),
		.div_norm_zero(div_norm_zero),
		.d1stg_snan_dbl_in1(d1stg_snan_dbl_in1),
		.d1stg_snan_sng_in1(d1stg_snan_sng_in1),
		.d1stg_snan_dbl_in2(d1stg_snan_dbl_in2),
		.d1stg_snan_sng_in2(d1stg_snan_sng_in2),
		.d3stg_fdiv(d3stg_fdiv),
		.d6stg_fdiv(d6stg_fdiv),
		.d6stg_fdivd(d6stg_fdivd),
		.d6stg_fdivs(d6stg_fdivs),
		.div_frac_add_in2_load(div_frac_add_in2_load),
		.d6stg_frac_out_shl1(d6stg_frac_out_shl1),
		.d6stg_frac_out_nosh(d6stg_frac_out_nosh),
		.d4stg_fdiv(d4stg_fdiv),
		.div_frac_add_in1_add(div_frac_add_in1_add),
		.div_frac_add_in1_load(div_frac_add_in1_load),
		.d5stg_fdivb(d5stg_fdivb),
		.div_frac_out_add_in1(div_frac_out_add_in1),
		.div_frac_out_add(div_frac_out_add),
		.div_frac_out_shl1_dbl(div_frac_out_shl1_dbl),
		.div_frac_out_shl1_sng(div_frac_out_shl1_sng),
		.div_frac_out_of(div_frac_out_of),
		.d7stg_to_0(d7stg_to_0),
		.div_frac_out_load(div_frac_out_load),
		.fdiv_clken_l(fdiv_clken_l),
		.rclk(rclk),
		.div_shl_cnt(div_shl_cnt[5:0]),
		.d6stg_frac_0(d6stg_frac_0),
		.d6stg_frac_1(d6stg_frac_1),
		.d6stg_frac_2(d6stg_frac_2),
		.d6stg_frac_29(d6stg_frac_29),
		.d6stg_frac_30(d6stg_frac_30),
		.d6stg_frac_31(d6stg_frac_31),
		.div_frac_add_in1_neq_0(div_frac_add_in1_neq_0),
		.div_frac_add_52_inv(div_frac_add_52_inv),
		.div_frac_add_52_inva(div_frac_add_52_inva),
		.div_frac_out_54_53(div_frac_out[54:53]),
		.div_frac_outa(div_frac_outa[51:0]),
		.se(se),
		.si(scan_out_fpu_div_exp_dp),
		.so(so)
	);
endmodule

</pre>
</body>