<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>ISPPipeline_accel</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2084562</Best-caseLatency>
            <Average-caseLatency>2084562</Average-caseLatency>
            <Worst-caseLatency>2097984</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.879 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.879 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.923 ms</Worst-caseRealTimeLatency>
            <Interval-min>2084563</Interval-min>
            <Interval-max>2097985</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>39</BRAM_18K>
            <DSP>34</DSP>
            <FF>14219</FF>
            <LUT>17400</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>ISPPipeline_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>ISPPipeline_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>ISPPipeline_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="8">
            <ModuleName>ISPPipeline_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_ISPpipeline_fu_189</InstName>
                    <ModuleName>ISPpipeline</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>189</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>266</ID>
                        </Instance>
                        <Instance>
                            <InstName>ISPpipeline_Block_entry1_proc_U0</InstName>
                            <ModuleName>ISPpipeline_Block_entry1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>276</ID>
                            <BindInstances>fmul_32ns_32ns_32_8_max_dsp_1_U5</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>AXIVideo2BayerMat_13_1080_1920_1_U0</InstName>
                            <ModuleName>AXIVideo2BayerMat_13_1080_1920_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>286</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt_fu_181</InstName>
                                    <ModuleName>AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>181</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_fu_201</InstName>
                                    <ModuleName>AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>201</ID>
                                    <BindInstances>j_4_fu_197_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_fu_228</InstName>
                                    <ModuleName>AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_8_fu_284_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>blackLevelCorrection_13_1080_1920_1_16_15_1_9_U0</InstName>
                            <ModuleName>blackLevelCorrection_13_1080_1920_1_16_15_1_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>309</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1_fu_46</InstName>
                                    <ModuleName>blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>i_5_fu_101_p2 ret_V_fu_128_p2 mul_mul_10ns_16ns_26_4_1_U59</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_mul_11ns_11ns_22_4_1_U64</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>gaincontrol_3_13_1080_1920_1_U0</InstName>
                            <ModuleName>gaincontrol_3_13_1080_1920_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>317</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82</InstName>
                                    <ModuleName>gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>82</ID>
                                    <BindInstances>j_V_6_fu_127_p2 mul_mul_16ns_10ns_26_4_1_U70 mul_mul_16ns_10ns_26_4_1_U71</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_V_6_fu_112_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>demosaicing_3_13_17_1080_1920_1_false_U0</InstName>
                            <ModuleName>demosaicing_3_13_17_1080_1920_1_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>327</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_298</InstName>
                                    <ModuleName>demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>298</ID>
                                    <BindInstances>add_ln265_fu_178_p2 add_ln265_1_fu_204_p2 add_ln269_fu_222_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310</InstName>
                                    <ModuleName>demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>310</ID>
                                    <BindInstances>add_ln318_fu_158_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322</InstName>
                                    <ModuleName>demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>322</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_rb_kernel_ap_uint_10_5_s_fu_571</InstName>
                                            <ModuleName>rb_kernel_ap_uint_10_5_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>571</ID>
                                            <BindInstances>ret_V_36_fu_120_p2 add_ln1541_fu_138_p2 ret_V_37_fu_148_p2 sub_ln75_fu_210_p2 ret_V_38_fu_162_p2 add_ln1541_11_fu_180_p2 ret_V_fu_190_p2 t3_fu_252_p2 sub_ln79_fu_262_p2 add_ln80_fu_282_p2 sub_ln80_fu_296_p2 sub_ln80_1_fu_325_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_g_kernel_ap_uint_10_5_s_fu_586</InstName>
                                            <ModuleName>g_kernel_ap_uint_10_5_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>586</ID>
                                            <BindInstances>ret_V_43_fu_108_p2 add_ln1541_fu_126_p2 ret_V_44_fu_136_p2 ret_V_45_fu_154_p2 add_ln1541_15_fu_172_p2 ret_V_fu_182_p2 sub_ln61_fu_200_p2 add_ln64_fu_220_p2 sub_ln64_fu_234_p2 sub_ln64_1_fu_267_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601</InstName>
                                            <ModuleName>rgb_bgr_kernel_ap_uint_10_5_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>601</ID>
                                            <BindInstances>ret_V_fu_128_p2 ret_V_31_fu_156_p2 add_ln1541_fu_174_p2 ret_V_32_fu_184_p2 add_ln1541_6_fu_202_p2 ret_V_29_fu_212_p2 ret_V_30_fu_226_p2 add_ln115_fu_248_p2 add_ln115_1_fu_258_p2 add_ln115_2_fu_278_p2 sub_ln116_fu_291_p2 sub_ln116_1_fu_315_p2 sub_ln116_2_fu_338_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618</InstName>
                                            <ModuleName>rgr_bgb_kernel_ap_uint_10_5_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>618</ID>
                                            <BindInstances>ret_V_fu_128_p2 ret_V_25_fu_142_p2 add_ln1541_fu_160_p2 ret_V_26_fu_170_p2 add_ln1541_2_fu_188_p2 ret_V_23_fu_198_p2 ret_V_24_fu_212_p2 add_ln97_fu_248_p2 add_ln97_1_fu_258_p2 add_ln97_2_fu_278_p2 sub_ln98_fu_291_p2 sub_ln98_1_fu_315_p2 sub_ln98_2_fu_338_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln344_fu_742_p2 add_ln406_fu_768_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>linebuffer_V_U linebuffer_V_1_U linebuffer_V_2_U linebuffer_V_3_U sub161_fu_393_p2 sub219_fu_399_p2 i_3_fu_421_p2 add_ln285_fu_716_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>function_awb_17_17_1080_1920_1_U0</InstName>
                            <ModuleName>function_awb_17_17_1080_1920_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>335</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_fifo_copy_17_17_1080_1920_1_s_fu_156</InstName>
                                    <ModuleName>fifo_copy_17_17_1080_1920_1_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54</InstName>
                                            <ModuleName>fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>54</ID>
                                            <BindInstances>col_V_2_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>row_V_2_fu_76_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_fifo_awb_17_17_1080_1920_1_s_fu_168</InstName>
                                    <ModuleName>fifo_awb_17_17_1080_1920_1_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>168</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>AWBhistogram_17_17_1080_1920_1_1_1024_U0</InstName>
                                            <ModuleName>AWBhistogram_17_17_1080_1920_1_1_1024_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>116</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s_fu_64</InstName>
                                                    <ModuleName>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>64</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST_fu_258</InstName>
                                                            <ModuleName>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>258</ID>
                                                            <BindInstances>add_ln445_fu_92_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP_fu_268</InstName>
                                                            <ModuleName>AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>268</ID>
                                                            <BindInstances>add_ln886_fu_148_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284</InstName>
                                                            <ModuleName>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>284</ID>
                                                            <BindInstances>tmp_acc_6_fu_939_p2 tmp_acc1_6_fu_1008_p2 tmp_acc_7_fu_957_p2 tmp_acc1_7_fu_1022_p2 tmp_acc_8_fu_975_p2 tmp_acc1_8_fu_1036_p2 col_3_fu_596_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP_fu_323</InstName>
                                                            <ModuleName>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>323</ID>
                                                            <BindInstances>add_ln886_fu_187_p2 value_fu_208_p2 value_3_fu_214_p2 value_4_fu_220_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>tmp_hist_V_U tmp_hist_V_1_U tmp_hist_V_2_U tmp_hist1_V_U tmp_hist1_V_1_U tmp_hist1_V_2_U row_2_fu_428_p2 add_ln515_fu_434_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>AWBNormalization_17_17_1080_1920_1_1_1024_U0</InstName>
                                            <ModuleName>AWBNormalization_17_17_1080_1920_1_1_1024_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>157</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s_fu_50</InstName>
                                                    <ModuleName>AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254</InstName>
                                                            <ModuleName>AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>254</ID>
                                                            <BindInstances>ret_V_fu_304_p2 p1_V_2_fu_334_p2 n1_V_fu_339_p2 minValue_V_1_fu_357_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272</InstName>
                                                            <ModuleName>AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>272</ID>
                                                            <BindInstances>ret_V_fu_367_p2 p2_V_3_fu_383_p2 n2_V_fu_388_p2 maxValue_V_7_fu_406_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294</InstName>
                                                            <ModuleName>AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>294</ID>
                                                            <BindInstances>col_V_4_fu_183_p2 value_V_fu_229_p2 mul_mul_26s_18s_44_4_1_U294 r_V_14_fu_311_p2 value_V_1_fu_249_p2 mul_mul_26s_18s_44_4_1_U295 r_V_17_fu_390_p2 value_V_2_fu_269_p2 mul_mul_26s_18s_44_4_1_U296 r_V_20_fu_469_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>mul_mul_11ns_11ns_22_4_1_U314 man_V_1_fu_454_p2 F2_fu_472_p2 add_ln616_fu_484_p2 sub_ln616_fu_490_p2 mul_mul_22ns_18s_40_4_1_U315 mul_40s_42ns_81_2_1_U310 sub_ln1349_fu_697_p2 sub_ln1349_1_fu_726_p2 ret_V_fu_761_p2 ret_V_54_fu_633_p2 mul_22ns_21ns_43_4_1_U308 mul_43ns_45ns_87_5_1_U309 add_ln303_fu_806_p2 sub_ln859_fu_817_p2 sub_ln859_1_fu_823_p2 sub_ln859_2_fu_829_p2 row_V_4_fu_909_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>impop_data_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>colorcorrectionmatrix_0_17_17_1080_1920_1_2_U0</InstName>
                            <ModuleName>colorcorrectionmatrix_0_17_17_1080_1920_1_2_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>388</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s_fu_44</InstName>
                                    <ModuleName>xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_fu_54</InstName>
                                            <ModuleName>xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>54</ID>
                                            <BindInstances>j_V_2_fu_151_p2 mul_10ns_30ns_39_2_1_U370 mul_10ns_29s_39_2_1_U371 mul_mul_10ns_26s_36_4_1_U374 mul_mul_10ns_26s_36_4_1_U375 mul_10ns_30ns_39_2_1_U372 mul_mul_10ns_23s_33_4_1_U376 mul_mul_10ns_24s_34_4_1_U377 mul_mul_10ns_26s_36_4_1_U378 mul_10ns_30ns_39_2_1_U373 ret_V_12_fu_330_p2 ret_V_13_fu_369_p2 ret_V_fu_415_p2 ret_V_15_fu_343_p2 ret_V_16_fu_443_p2 ret_V_6_fu_489_p2 ret_V_18_fu_357_p2 ret_V_19_fu_517_p2 ret_V_10_fu_563_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_V_2_fu_76_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>xf_QuatizationDithering_17_9_1080_1920_256_1024_1_U0</InstName>
                            <ModuleName>xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>396</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54</InstName>
                                    <ModuleName>xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>54</ID>
                                    <BindInstances>add_ln110_fu_100_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62</InstName>
                                    <ModuleName>xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>62</ID>
                                    <BindInstances>add_ln165_1_fu_339_p2 sub232_fu_963_p2 q_2nd_err_scale7_2_fu_440_p2 p_Val2_4_fu_544_p2 add_ln204_fu_981_p2 add_ln75_2_fu_1021_p2 sum_tmp_V_2_fu_1041_p2 q_2nd_err_scale7_1_fu_611_p2 p_Val2_8_fu_721_p2 add_ln204_1_fu_1122_p2 add_ln75_7_fu_1162_p2 sum_tmp_V_1_fu_1182_p2 q_2nd_err_scale7_fu_788_p2 p_Val2_12_fu_898_p2 add_ln204_2_fu_1263_p2 add_ln75_12_fu_1303_p2 sum_tmp_V_fu_1323_p2 col_index_fu_375_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>offset_buffer_V_U offset_buffer_V_1_U offset_buffer_V_2_U add_ln165_fu_79_p2 mul_mul_11ns_12ns_22_4_1_U407</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>gammacorrection_9_9_1080_1920_1_U0</InstName>
                            <ModuleName>gammacorrection_9_9_1080_1920_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>404</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_fu_80</InstName>
                                    <ModuleName>gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>80</ID>
                                    <BindInstances>add_ln1073_fu_152_p2 add_ln886_fu_178_p2 ret_V_fu_218_p2 j_V_fu_192_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92</InstName>
                                    <ModuleName>gammacorrection_9_9_1080_1920_1_Pipeline_colLoop</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>j_V_4_fu_134_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>lut_p_U lut_p_1_U lut_p_2_U i_V_4_fu_117_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>ColorMat2AXIvideo_9_1080_1920_1_U0</InstName>
                            <ModuleName>ColorMat2AXIvideo_9_1080_1920_1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>414</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_fu_82</InstName>
                                    <ModuleName>ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>82</ID>
                                    <BindInstances>j_2_fu_171_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_fu_109_p2 i_6_fu_139_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>ltm_in_cols_c_U ltm_in_rows_c_U imgInput1_cols_c_U imgInput1_rows_c_U bgain_c_U rgain_c_U imgInput1_data_U imgInput2_data_U gain_out_data_U demosaic_out_data_U ltm_in_data_U lsc_out_data_U p_dst_data_U aecin_data_U ltm_in_cols_c24_channel_U ltm_in_rows_c23_channel_U imgInput1_cols_c22_channel_U imgInput1_rows_c21_channel_U thresh_loc_channel_U aecin_cols_channel_U aecin_rows_channel_U p_dst_cols_channel_U p_dst_rows_channel_U lsc_out_cols_channel_U lsc_out_rows_channel_U gain_out_cols_channel_U gain_out_rows_channel_U imgInput2_cols_channel_U imgInput2_rows_channel_U demosaic_out_rows_channel_U demosaic_out_cols_channel_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>p_ZL9hist0_awb_0_U p_ZL9hist0_awb_1_U p_ZL9hist0_awb_2_U p_ZL9hist1_awb_0_U p_ZL9hist1_awb_1_U p_ZL9hist1_awb_2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.204</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ISPpipeline_Block_entry1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.200 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.200 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>455</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>375</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U5" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:364" URAM="0" VARIABLE="thresh"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_start_hunt</Name>
            <Loops>
                <loop_start_hunt/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>0.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_start_hunt>
                        <Name>loop_start_hunt</Name>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_start_hunt>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat</Name>
            <Loops>
                <loop_col_zxi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.900 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.343 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.343 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_zxi2mat>
                        <Name>loop_col_zxi2mat</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1920</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 1920</Latency>
                        <AbsoluteTimeLatency>3.300 ns ~ 6.336 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_zxi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_zxi2mat" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_197_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:67" URAM="0" VARIABLE="j_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt</Name>
            <Loops>
                <loop_last_hunt/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>0.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_last_hunt>
                        <Name>loop_last_hunt</Name>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_last_hunt>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIVideo2BayerMat_13_1080_1920_1_s</Name>
            <Loops>
                <loop_row_axi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>1046526</Average-caseLatency>
                    <Worst-caseLatency>2084406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.454 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.879 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 2084406</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_axi2mat>
                        <Name>loop_row_axi2mat</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1080</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 2084400</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 6.879 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>1930</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 1930</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_col_zxi2mat_fu_201</Instance>
                            <Instance>grp_AXIVideo2BayerMat_13_1080_1920_1_Pipeline_loop_last_hunt_fu_228</Instance>
                        </InstanceList>
                    </loop_row_axi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>115</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>457</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_axi2mat" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_284_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:61" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>blackLevelCorrection_13_1080_1920_1_16_15_1_9_Pipeline_VITIS_LOOP_91_1</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.957</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2073607</Best-caseLatency>
                    <Average-caseLatency>2073607</Average-caseLatency>
                    <Worst-caseLatency>2073607</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.843 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.843 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.843 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2073607</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <TripCount>2073600</TripCount>
                        <Latency>2073605</Latency>
                        <AbsoluteTimeLatency>6.843 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>120</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_101_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:91" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_128_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_91_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_16ns_26_4_1_U59" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>blackLevelCorrection_13_1080_1920_1_16_15_1_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.957</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2073612</Best-caseLatency>
                    <Average-caseLatency>2073612</Average-caseLatency>
                    <Worst-caseLatency>2073612</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.843 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.843 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.843 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2073612</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>150</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11ns_11ns_22_4_1_U64" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:82" URAM="0" VARIABLE="LoopCount"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop</Name>
            <Loops>
                <ColLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.739</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1926</Best-caseLatency>
                    <Average-caseLatency>1926</Average-caseLatency>
                    <Worst-caseLatency>1926</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.356 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.356 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.356 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1926</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ColLoop>
                        <Name>ColLoop</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1924</Latency>
                        <AbsoluteTimeLatency>6.349 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ColLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>203</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ColLoop" OPTYPE="add" PRAGMA="" RTLNAME="j_V_6_fu_127_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="j_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_10ns_26_4_1_U70" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="ColLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_10ns_26_4_1_U71" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gaincontrol_3_13_1080_1920_1_s</Name>
            <Loops>
                <RowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.315</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082241</Best-caseLatency>
                    <Average-caseLatency>2082241</Average-caseLatency>
                    <Worst-caseLatency>2082241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.871 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.871 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.871 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2082241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RowLoop>
                        <Name>RowLoop</Name>
                        <TripCount>1080</TripCount>
                        <Latency>2082240</Latency>
                        <AbsoluteTimeLatency>6.871 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82</Instance>
                        </InstanceList>
                    </RowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>252</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>322</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_V_6_fu_112_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="i_V_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>demosaicing_Pipeline_LineBuffer_VITIS_LOOP_269_1</Name>
            <Loops>
                <LineBuffer_VITIS_LOOP_269_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3842</Best-caseLatency>
                    <Average-caseLatency>3842</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.679 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.679 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.679 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3842</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LineBuffer_VITIS_LOOP_269_1>
                        <Name>LineBuffer_VITIS_LOOP_269_1</Name>
                        <TripCount>3840</TripCount>
                        <Latency>3840</Latency>
                        <AbsoluteTimeLatency>12.672 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LineBuffer_VITIS_LOOP_269_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>166</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LineBuffer_VITIS_LOOP_269_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_178_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LineBuffer_VITIS_LOOP_269_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_1_fu_204_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265" URAM="0" VARIABLE="add_ln265_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LineBuffer_VITIS_LOOP_269_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_222_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:269" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero</Name>
            <Loops>
                <Zero/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.276</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.800 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.800 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.800 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Zero>
                        <Name>Zero</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>13.200 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Zero>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Zero" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_158_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:318" URAM="0" VARIABLE="add_ln318"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rb_kernel_ap_uint_10_5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.695</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.900 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.900 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.900 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>192</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>282</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_36_fu_120_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_fu_138_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_37_fu_148_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_fu_210_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:75" URAM="0" VARIABLE="sub_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_38_fu_162_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_11_fu_180_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_190_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="t3_fu_252_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:78" URAM="0" VARIABLE="t3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln79_fu_262_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:79" URAM="0" VARIABLE="sub_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_282_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_296_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_1_fu_325_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:80" URAM="0" VARIABLE="sub_ln80_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>g_kernel_ap_uint_10_5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>154</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_43_fu_108_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_fu_126_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_136_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_45_fu_154_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_15_fu_172_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_182_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_200_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:61" URAM="0" VARIABLE="sub_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_220_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_fu_234_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64" URAM="0" VARIABLE="sub_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_1_fu_267_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:64" URAM="0" VARIABLE="sub_ln64_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rgb_bgr_kernel_ap_uint_10_5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>293</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_128_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_31_fu_156_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_fu_174_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_32_fu_184_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_6_fu_202_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_29_fu_212_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_30_fu_226_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_248_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_258_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_278_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:115" URAM="0" VARIABLE="add_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_fu_291_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:116" URAM="0" VARIABLE="sub_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_1_fu_315_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:116" URAM="0" VARIABLE="sub_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln116_2_fu_338_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:116" URAM="0" VARIABLE="sub_ln116_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rgr_bgb_kernel_ap_uint_10_5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.600 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.600 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>293</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_128_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_25_fu_142_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_fu_160_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_26_fu_170_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1541_2_fu_188_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="add_ln1541_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_198_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_24_fu_212_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_248_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_258_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_278_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_fu_291_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98" URAM="0" VARIABLE="sub_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_1_fu_315_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98" URAM="0" VARIABLE="sub_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_2_fu_338_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98" URAM="0" VARIABLE="sub_ln98_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1928</Best-caseLatency>
                    <Average-caseLatency>1928</Average-caseLatency>
                    <Worst-caseLatency>1928</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.362 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.362 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.362 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1928</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1926</Latency>
                        <AbsoluteTimeLatency>6.356 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_rb_kernel_ap_uint_10_5_s_fu_571</Instance>
                            <Instance>grp_g_kernel_ap_uint_10_5_s_fu_586</Instance>
                            <Instance>grp_rgb_bgr_kernel_ap_uint_10_5_s_fu_601</Instance>
                            <Instance>grp_rgr_bgb_kernel_ap_uint_10_5_s_fu_618</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1659</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1858</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_742_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln406_fu_768_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:406" URAM="0" VARIABLE="add_ln406"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>demosaicing_3_13_17_1080_1920_1_false_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14646</Best-caseLatency>
                    <Average-caseLatency>1056846</Average-caseLatency>
                    <Worst-caseLatency>2097966</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.488 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.923 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14646 ~ 2097966</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <TripCount>1080</TripCount>
                        <Latency>10800 ~ 2094120</Latency>
                        <AbsoluteTimeLatency>35.640 us ~ 6.911 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>1939</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 1939</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero_fu_310</Instance>
                            <Instance>grp_demosaicing_3_13_17_1080_1920_1_false_Pipeline_Col_Loop_fu_322</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>2137</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3151</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="linebuffer_V_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242" URAM="0" VARIABLE="linebuffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="linebuffer_V_1_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242" URAM="0" VARIABLE="linebuffer_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="linebuffer_V_2_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242" URAM="0" VARIABLE="linebuffer_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="linebuffer_V_3_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:242" URAM="0" VARIABLE="linebuffer_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub161_fu_393_p2" SOURCE="" URAM="0" VARIABLE="sub161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub219_fu_399_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:265" URAM="0" VARIABLE="sub219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_421_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_716_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:285" URAM="0" VARIABLE="add_ln285"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.343 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.343 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.343 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_2_fu_76_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="col_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fifo_copy_17_17_1080_1920_1_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2077921</Best-caseLatency>
                    <Average-caseLatency>2077921</Average-caseLatency>
                    <Worst-caseLatency>2077921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.857 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.857 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.857 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2077921</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <TripCount>1080</TripCount>
                        <Latency>2077920</Latency>
                        <AbsoluteTimeLatency>6.857 ms</AbsoluteTimeLatency>
                        <IterationLatency>1924</IterationLatency>
                        <PipelineDepth>1924</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_2_fu_76_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="row_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_INITIALIZE_HIST</Name>
            <Loops>
                <INITIALIZE_HIST/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.386 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.386 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.386 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INITIALIZE_HIST>
                        <Name>INITIALIZE_HIST</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>3.379 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INITIALIZE_HIST>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INITIALIZE_HIST" OPTYPE="add" PRAGMA="" RTLNAME="add_ln445_fu_92_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:445" URAM="0" VARIABLE="add_ln445"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBhistogramkernel_Pipeline_HIST_INITIALIZE_LOOP</Name>
            <Loops>
                <HIST_INITIALIZE_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.386 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.386 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.386 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <HIST_INITIALIZE_LOOP>
                        <Name>HIST_INITIALIZE_LOOP</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>3.379 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </HIST_INITIALIZE_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HIST_INITIALIZE_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_148_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP</Name>
            <Loops>
                <COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>485</Average-caseLatency>
                    <Worst-caseLatency>965</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.100 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.184 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7 ~ 965</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <COL_LOOP>
                        <Name>COL_LOOP</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>480</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 963</Latency>
                        <AbsoluteTimeLatency>16.500 ns ~ 3.178 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>521</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>960</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="tmp_acc_6_fu_939_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546" URAM="0" VARIABLE="tmp_acc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="tmp_acc1_6_fu_1008_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547" URAM="0" VARIABLE="tmp_acc1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="tmp_acc_7_fu_957_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546" URAM="0" VARIABLE="tmp_acc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="tmp_acc1_7_fu_1022_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547" URAM="0" VARIABLE="tmp_acc1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="tmp_acc_8_fu_975_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546" URAM="0" VARIABLE="tmp_acc_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="tmp_acc1_8_fu_1036_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547" URAM="0" VARIABLE="tmp_acc1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="col_3_fu_596_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515" URAM="0" VARIABLE="col_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_MERGE_HIST_LOOP</Name>
            <Loops>
                <MERGE_HIST_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.389 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.389 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.389 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MERGE_HIST_LOOP>
                        <Name>MERGE_HIST_LOOP</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>3.382 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MERGE_HIST_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>134</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>185</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MERGE_HIST_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_187_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MERGE_HIST_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="value_fu_208_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601" URAM="0" VARIABLE="value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MERGE_HIST_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="value_3_fu_214_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601" URAM="0" VARIABLE="value_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MERGE_HIST_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="value_4_fu_220_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:601" URAM="0" VARIABLE="value_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_s</Name>
            <Loops>
                <ROW_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2059</Best-caseLatency>
                    <Average-caseLatency>134357</Average-caseLatency>
                    <Worst-caseLatency>1047497</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.795 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.443 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.457 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2059 ~ 1047497</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ROW_LOOP>
                        <Name>ROW_LOOP</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1080</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 1045440</Latency>
                        <AbsoluteTimeLatency>6.600 ns ~ 3.450 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>968</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 968</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP_fu_284</Instance>
                        </InstanceList>
                    </ROW_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <FF>1505</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2110</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmp_hist_V_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460" URAM="0" VARIABLE="tmp_hist_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmp_hist_V_1_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460" URAM="0" VARIABLE="tmp_hist_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmp_hist_V_2_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:460" URAM="0" VARIABLE="tmp_hist_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmp_hist1_V_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461" URAM="0" VARIABLE="tmp_hist1_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmp_hist1_V_1_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461" URAM="0" VARIABLE="tmp_hist1_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmp_hist1_V_2_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:461" URAM="0" VARIABLE="tmp_hist1_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="row_2_fu_428_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:509" URAM="0" VARIABLE="row_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_fu_434_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515" URAM="0" VARIABLE="add_ln515"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBhistogram_17_17_1080_1920_1_1_1024_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2060</Best-caseLatency>
                    <Average-caseLatency>134358</Average-caseLatency>
                    <Worst-caseLatency>1047498</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.798 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.443 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.457 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2060 ~ 1047498</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <FF>1509</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2153</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3</Name>
            <Loops>
                <VITIS_LOOP_319_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.309</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>769</Best-caseLatency>
                    <Average-caseLatency>769</Average-caseLatency>
                    <Worst-caseLatency>769</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.538 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.538 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.538 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_319_3>
                        <Name>VITIS_LOOP_319_3</Name>
                        <TripCount>255</TripCount>
                        <Latency>767</Latency>
                        <AbsoluteTimeLatency>2.531 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_319_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>295</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>402</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_304_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_3" OPTYPE="add" PRAGMA="" RTLNAME="p1_V_2_fu_334_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="p1_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_3" OPTYPE="add" PRAGMA="" RTLNAME="n1_V_fu_339_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="n1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_3" OPTYPE="add" PRAGMA="" RTLNAME="minValue_V_1_fu_357_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="minValue_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4</Name>
            <Loops>
                <VITIS_LOOP_329_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>769</Best-caseLatency>
                    <Average-caseLatency>769</Average-caseLatency>
                    <Worst-caseLatency>769</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.538 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.538 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.538 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_329_4>
                        <Name>VITIS_LOOP_329_4</Name>
                        <TripCount>255</TripCount>
                        <Latency>767</Latency>
                        <AbsoluteTimeLatency>2.531 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_329_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>349</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>480</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_4" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_367_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_4" OPTYPE="add" PRAGMA="" RTLNAME="p2_V_3_fu_383_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887" URAM="0" VARIABLE="p2_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_4" OPTYPE="sub" PRAGMA="" RTLNAME="n2_V_fu_388_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887" URAM="0" VARIABLE="n2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_329_4" OPTYPE="add" PRAGMA="" RTLNAME="maxValue_V_7_fu_406_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="maxValue_V_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1</Name>
            <Loops>
                <Col_Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.473</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1928</Best-caseLatency>
                    <Average-caseLatency>1928</Average-caseLatency>
                    <Worst-caseLatency>1928</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.362 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.362 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.362 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1928</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop1>
                        <Name>Col_Loop1</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1926</Latency>
                        <AbsoluteTimeLatency>6.356 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Col_Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>293</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>471</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="add" PRAGMA="" RTLNAME="col_V_4_fu_183_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="col_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="sub" PRAGMA="" RTLNAME="value_V_fu_229_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="value_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Col_Loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_26s_18s_44_4_1_U294" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_14_fu_311_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="sub" PRAGMA="" RTLNAME="value_V_1_fu_249_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="value_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Col_Loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_26s_18s_44_4_1_U295" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_17_fu_390_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="sub" PRAGMA="" RTLNAME="value_V_2_fu_269_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="value_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="Col_Loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_26s_18s_44_4_1_U296" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop1" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_20_fu_469_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s</Name>
            <Loops>
                <VITIS_LOOP_303_1/>
                <Row_Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089045</Best-caseLatency>
                    <Average-caseLatency>2089096</Average-caseLatency>
                    <Worst-caseLatency>2089147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.894 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.894 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.894 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2089045 ~ 2089147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_303_1>
                        <Name>VITIS_LOOP_303_1</Name>
                        <TripCount>3</TripCount>
                        <Latency>4626</Latency>
                        <AbsoluteTimeLatency>15.266 us</AbsoluteTimeLatency>
                        <IterationLatency>1542</IterationLatency>
                        <PipelineDepth>1542</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254</Instance>
                            <Instance>grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272</Instance>
                        </InstanceList>
                    </VITIS_LOOP_303_1>
                    <Row_Loop1>
                        <Name>Row_Loop1</Name>
                        <TripCount>1080</TripCount>
                        <Latency>2084400</Latency>
                        <AbsoluteTimeLatency>6.879 ms</AbsoluteTimeLatency>
                        <IterationLatency>1930</IterationLatency>
                        <PipelineDepth>1930</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294</Instance>
                        </InstanceList>
                    </Row_Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4066</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4338</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11ns_11ns_22_4_1_U314" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="total"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_454_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_472_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:610" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_484_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="add_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln616_fu_490_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:616" URAM="0" VARIABLE="sub_ln616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_22ns_18s_40_4_1_U315" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_2_1_U310" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349" URAM="0" VARIABLE="mul_ln1349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1349_fu_697_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349" URAM="0" VARIABLE="sub_ln1349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1349_1_fu_726_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349" URAM="0" VARIABLE="sub_ln1349_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_761_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_54_fu_633_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1394" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21ns_43_4_1_U308" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_45ns_87_5_1_U309" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1349" URAM="0" VARIABLE="mul_ln1349_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_303_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_806_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:303" URAM="0" VARIABLE="add_ln303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_fu_817_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_1_fu_823_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln859_2_fu_829_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="sub_ln859_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop1" OPTYPE="add" PRAGMA="" RTLNAME="row_V_4_fu_909_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="row_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AWBNormalization_17_17_1080_1920_1_1_1024_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089046</Best-caseLatency>
                    <Average-caseLatency>2089097</Average-caseLatency>
                    <Worst-caseLatency>2089148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.894 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.894 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.894 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2089046 ~ 2089148</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4070</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4381</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fifo_awb_17_17_1080_1920_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089046</Best-caseLatency>
                    <Average-caseLatency>2089097</Average-caseLatency>
                    <Worst-caseLatency>2089148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.894 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.894 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.894 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>2089047</min>
                            <max>2089149</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2089047 ~ 2089149</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5680</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6635</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="impop_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:217" URAM="0" VARIABLE="impop_data"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>function_awb_17_17_1080_1920_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.449</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2077923</Best-caseLatency>
                    <Average-caseLatency>2083511</Average-caseLatency>
                    <Worst-caseLatency>2089150</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.857 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.876 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.894 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2077923 ~ 2089150</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5719</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6907</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop</Name>
            <Loops>
                <colLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1928</Best-caseLatency>
                    <Average-caseLatency>1928</Average-caseLatency>
                    <Worst-caseLatency>1928</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.362 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.362 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.362 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1928</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <colLoop>
                        <Name>colLoop</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1926</Latency>
                        <AbsoluteTimeLatency>6.356 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </colLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>855</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>754</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="j_V_2_fu_151_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="j_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_30ns_39_2_1_U370" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_29s_39_2_1_U371" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_26s_36_4_1_U374" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_26s_36_4_1_U375" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_30ns_39_2_1_U372" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_23s_33_4_1_U376" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_24s_34_4_1_U377" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_26s_36_4_1_U378" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="colLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10ns_30ns_39_2_1_U373" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_330_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_369_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_415_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_343_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_443_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_489_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_357_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_517_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_563_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501" URAM="0" VARIABLE="ret_V_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfccmkernel_17_1080_1920_21_1_11_11_1920_2_s</Name>
            <Loops>
                <rowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084401</Best-caseLatency>
                    <Average-caseLatency>2084401</Average-caseLatency>
                    <Worst-caseLatency>2084401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.879 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.879 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.879 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowLoop>
                        <Name>rowLoop</Name>
                        <TripCount>1080</TripCount>
                        <Latency>2084400</Latency>
                        <AbsoluteTimeLatency>6.879 ms</AbsoluteTimeLatency>
                        <IterationLatency>1930</IterationLatency>
                        <PipelineDepth>1930</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop_fu_54</Instance>
                        </InstanceList>
                    </rowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>870</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>830</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_V_2_fu_76_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="i_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>colorcorrectionmatrix_0_17_17_1080_1920_1_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084402</Best-caseLatency>
                    <Average-caseLatency>2084402</Average-caseLatency>
                    <Worst-caseLatency>2084402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.879 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.879 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.879 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>896</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>891</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1</Name>
            <Loops>
                <VITIS_LOOP_110_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.343 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.343 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.343 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_1>
                        <Name>VITIS_LOOP_110_1</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_100_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:110" URAM="0" VARIABLE="add_ln110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL</Name>
            <Loops>
                <LOOP_ROW_LOOP_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2073605</Best-caseLatency>
                    <Average-caseLatency>2073605</Average-caseLatency>
                    <Worst-caseLatency>2073605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.843 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.843 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.843 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2073605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_ROW_LOOP_COL>
                        <Name>LOOP_ROW_LOOP_COL</Name>
                        <TripCount>2073600</TripCount>
                        <Latency>2073603</Latency>
                        <AbsoluteTimeLatency>6.843 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_ROW_LOOP_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>696</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>939</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_339_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165" URAM="0" VARIABLE="add_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="sub232_fu_963_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170" URAM="0" VARIABLE="sub232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="sub" PRAGMA="" RTLNAME="q_2nd_err_scale7_2_fu_440_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="q_2nd_err_scale7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_4_fu_544_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="p_Val2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_981_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_1021_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="sum_tmp_V_2_fu_1041_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="sum_tmp_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="sub" PRAGMA="" RTLNAME="q_2nd_err_scale7_1_fu_611_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="q_2nd_err_scale7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_8_fu_721_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="p_Val2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_1122_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204" URAM="0" VARIABLE="add_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_1162_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="sum_tmp_V_1_fu_1182_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="sum_tmp_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="sub" PRAGMA="" RTLNAME="q_2nd_err_scale7_fu_788_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="q_2nd_err_scale7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_12_fu_898_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="p_Val2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_2_fu_1263_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:204" URAM="0" VARIABLE="add_ln204_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_1303_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="sum_tmp_V_fu_1323_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75" URAM="0" VARIABLE="sum_tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ROW_LOOP_COL" OPTYPE="add" PRAGMA="" RTLNAME="col_index_fu_375_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:170" URAM="0" VARIABLE="col_index"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2075532</Best-caseLatency>
                    <Average-caseLatency>2075532</Average-caseLatency>
                    <Worst-caseLatency>2075532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.849 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.849 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.849 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2075532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>752</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1275</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="offset_buffer_V_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104" URAM="0" VARIABLE="offset_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="offset_buffer_V_1_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104" URAM="0" VARIABLE="offset_buffer_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="offset_buffer_V_2_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104" URAM="0" VARIABLE="offset_buffer_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_79_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11ns_12ns_22_4_1_U407" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165" URAM="0" VARIABLE="mul_ln165"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gammacorrection_9_9_1080_1920_1_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3</Name>
            <Loops>
                <VITIS_LOOP_55_2_VITIS_LOOP_56_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.055</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>772</Best-caseLatency>
                    <Average-caseLatency>772</Average-caseLatency>
                    <Worst-caseLatency>772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_2_VITIS_LOOP_56_3>
                        <Name>VITIS_LOOP_55_2_VITIS_LOOP_56_3</Name>
                        <TripCount>768</TripCount>
                        <Latency>770</Latency>
                        <AbsoluteTimeLatency>2.541 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_55_2_VITIS_LOOP_56_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>184</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2_VITIS_LOOP_56_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1073_fu_152_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1073" URAM="0" VARIABLE="add_ln1073"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2_VITIS_LOOP_56_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_178_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2_VITIS_LOOP_56_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_218_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2_VITIS_LOOP_56_3" OPTYPE="add" PRAGMA="" RTLNAME="j_V_fu_192_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="j_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gammacorrection_9_9_1080_1920_1_Pipeline_colLoop</Name>
            <Loops>
                <colLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1925</Best-caseLatency>
                    <Average-caseLatency>1925</Average-caseLatency>
                    <Worst-caseLatency>1925</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.352 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.352 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.352 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1925</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <colLoop>
                        <Name>colLoop</Name>
                        <TripCount>1920</TripCount>
                        <Latency>1923</Latency>
                        <AbsoluteTimeLatency>6.346 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </colLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="j_V_4_fu_134_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="j_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gammacorrection_9_9_1080_1920_1_s</Name>
            <Loops>
                <rowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.315</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2081934</Best-caseLatency>
                    <Average-caseLatency>2081934</Average-caseLatency>
                    <Worst-caseLatency>2081934</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.870 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.870 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.870 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2081934</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowLoop>
                        <Name>rowLoop</Name>
                        <TripCount>1080</TripCount>
                        <Latency>2081160</Latency>
                        <AbsoluteTimeLatency>6.868 ms</AbsoluteTimeLatency>
                        <IterationLatency>1927</IterationLatency>
                        <PipelineDepth>1927</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_gammacorrection_9_9_1080_1920_1_Pipeline_colLoop_fu_92</Instance>
                        </InstanceList>
                    </rowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>270</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lut_p_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45" URAM="0" VARIABLE="lut_p"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lut_p_1_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45" URAM="0" VARIABLE="lut_p_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="lut_p_2_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:45" URAM="0" VARIABLE="lut_p_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_V_4_fu_117_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="i_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi</Name>
            <Loops>
                <loop_col_mat2axi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>1.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>1923</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.346 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.346 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 1923</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_mat2axi>
                        <Name>loop_col_mat2axi</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1920</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 1921</Latency>
                        <AbsoluteTimeLatency>6.600 ns ~ 6.339 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_mat2axi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>116</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_mat2axi" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_171_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:125" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ColorMat2AXIvideo_9_1080_1920_1_s</Name>
            <Loops>
                <loop_row_mat2axi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.315</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1041121</Average-caseLatency>
                    <Worst-caseLatency>2079001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.300 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.436 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.861 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 2079001</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_mat2axi>
                        <Name>loop_row_mat2axi</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1080</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 2079000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 6.861 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>1925</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 1925</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_ColorMat2AXIvideo_9_1080_1920_1_Pipeline_loop_col_mat2axi_fu_82</Instance>
                        </InstanceList>
                    </loop_row_mat2axi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>228</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_109_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:108" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_mat2axi" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_139_p2" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:120" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ISPpipeline</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084559</Best-caseLatency>
                    <Average-caseLatency>2084559</Average-caseLatency>
                    <Worst-caseLatency>2097981</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.879 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.879 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.923 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>2084403</min>
                            <max>2097967</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2084403 ~ 2097967</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>26</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>13897</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>16780</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ltm_in_cols_c_U" SOURCE="" URAM="0" VARIABLE="ltm_in_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ltm_in_rows_c_U" SOURCE="" URAM="0" VARIABLE="ltm_in_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput1_cols_c_U" SOURCE="" URAM="0" VARIABLE="imgInput1_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput1_rows_c_U" SOURCE="" URAM="0" VARIABLE="imgInput1_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bgain_c_U" SOURCE="" URAM="0" VARIABLE="bgain_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rgain_c_U" SOURCE="" URAM="0" VARIABLE="rgain_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput1_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:346" URAM="0" VARIABLE="imgInput1_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput2_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:347" URAM="0" VARIABLE="imgInput2_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gain_out_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:349" URAM="0" VARIABLE="gain_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="demosaic_out_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:350" URAM="0" VARIABLE="demosaic_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ltm_in_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:352" URAM="0" VARIABLE="ltm_in_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lsc_out_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:353" URAM="0" VARIABLE="lsc_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dst_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:354" URAM="0" VARIABLE="p_dst_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aecin_data_U" SOURCE="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:355" URAM="0" VARIABLE="aecin_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ltm_in_cols_c24_channel_U" SOURCE="" URAM="0" VARIABLE="ltm_in_cols_c24_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ltm_in_rows_c23_channel_U" SOURCE="" URAM="0" VARIABLE="ltm_in_rows_c23_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput1_cols_c22_channel_U" SOURCE="" URAM="0" VARIABLE="imgInput1_cols_c22_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput1_rows_c21_channel_U" SOURCE="" URAM="0" VARIABLE="imgInput1_rows_c21_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="thresh_loc_channel_U" SOURCE="" URAM="0" VARIABLE="thresh_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aecin_cols_channel_U" SOURCE="" URAM="0" VARIABLE="aecin_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aecin_rows_channel_U" SOURCE="" URAM="0" VARIABLE="aecin_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dst_cols_channel_U" SOURCE="" URAM="0" VARIABLE="p_dst_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_dst_rows_channel_U" SOURCE="" URAM="0" VARIABLE="p_dst_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lsc_out_cols_channel_U" SOURCE="" URAM="0" VARIABLE="lsc_out_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lsc_out_rows_channel_U" SOURCE="" URAM="0" VARIABLE="lsc_out_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gain_out_cols_channel_U" SOURCE="" URAM="0" VARIABLE="gain_out_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gain_out_rows_channel_U" SOURCE="" URAM="0" VARIABLE="gain_out_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput2_cols_channel_U" SOURCE="" URAM="0" VARIABLE="imgInput2_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgInput2_rows_channel_U" SOURCE="" URAM="0" VARIABLE="imgInput2_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="demosaic_out_rows_channel_U" SOURCE="" URAM="0" VARIABLE="demosaic_out_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="demosaic_out_cols_channel_U" SOURCE="" URAM="0" VARIABLE="demosaic_out_cols_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ISPPipeline_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084562</Best-caseLatency>
                    <Average-caseLatency>2084562</Average-caseLatency>
                    <Worst-caseLatency>2097984</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.879 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.879 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.923 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084563 ~ 2097985</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>39</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>34</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>14219</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>17400</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL9hist0_awb_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL9hist0_awb_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL9hist0_awb_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL9hist0_awb_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL9hist0_awb_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL9hist0_awb_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL9hist1_awb_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL9hist1_awb_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL9hist1_awb_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL9hist1_awb_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL9hist1_awb_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL9hist1_awb_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>impop_data_U</Name>
            <ParentInst>grp_fifo_awb_17_17_1080_1920_1_s_fu_168</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput1_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>imgInput2_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>gain_out_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demosaic_out_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ltm_in_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>lsc_out_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aecin_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_dst_data_U</Name>
            <ParentInst>grp_ISPpipeline_fu_189</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="width" index="0" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="1" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_video" index="2" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="3" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rgain" index="4" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="rgain" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bgain" index="5" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="bgain" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gamma_lut" index="6" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_CTRL" name="gamma_lut" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mode_reg" index="7" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="mode_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pawb" index="8" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="pawb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="12" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="gamma_lut" offset="2048" range="1024"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="mode_reg" access="W" description="Data signal of mode_reg" range="32">
                    <fields>
                        <field offset="0" width="8" name="mode_reg" access="W" description="Bit 7 to 0 of mode_reg"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="rgain" access="W" description="Data signal of rgain" range="32">
                    <fields>
                        <field offset="0" width="16" name="rgain" access="W" description="Bit 15 to 0 of rgain"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="bgain" access="W" description="Data signal of bgain" range="32">
                    <fields>
                        <field offset="0" width="16" name="bgain" access="W" description="Bit 15 to 0 of bgain"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x54" name="pawb" access="W" description="Data signal of pawb" range="32">
                    <fields>
                        <field offset="0" width="16" name="pawb" access="W" description="Bit 15 to 0 of pawb"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="rgain"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="bgain"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2048" argName="gamma_lut"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="mode_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="pawb"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" dataWidth="24" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_CTRL">32, 12, 16, 0, BRAM=1, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">width, 0x10, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">height, 0x18, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">mode_reg, 0x20, 32, W, Data signal of mode_reg, </column>
                    <column name="s_axi_CTRL">rgain, 0x30, 32, W, Data signal of rgain, </column>
                    <column name="s_axi_CTRL">bgain, 0x38, 32, W, Data signal of bgain, </column>
                    <column name="s_axi_CTRL">pawb, 0x54, 32, W, Data signal of pawb, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">both, 24, 1, 1, 3, 1, 1, 3, 1, 1, </column>
                    <column name="s_axis_video">both, 16, 1, 1, 2, 1, 1, 2, 1, 1, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="width">in, unsigned short</column>
                    <column name="height">in, unsigned short</column>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;16&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="rgain">in, unsigned short</column>
                    <column name="bgain">in, unsigned short</column>
                    <column name="gamma_lut">in, unsigned char*</column>
                    <column name="mode_reg">in, unsigned char</column>
                    <column name="pawb">in, unsigned short</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="width">s_axi_CTRL, register, name=width offset=0x10 range=32, </column>
                    <column name="height">s_axi_CTRL, register, name=height offset=0x18 range=32, </column>
                    <column name="s_axis_video">s_axis_video, interface, , </column>
                    <column name="m_axis_video">m_axis_video, interface, , </column>
                    <column name="rgain">s_axi_CTRL, register, name=rgain offset=0x30 range=32, </column>
                    <column name="bgain">s_axi_CTRL, register, name=bgain offset=0x38 range=32, </column>
                    <column name="gamma_lut">s_axi_CTRL, memory, name=gamma_lut offset=2048 range=1024, </column>
                    <column name="mode_reg">s_axi_CTRL, register, name=mode_reg offset=0x20 range=32, </column>
                    <column name="pawb">s_axi_CTRL, register, name=pawb offset=0x54 range=32, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:36" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:52" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:53" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:64" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="avg=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:69" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:70" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:71" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="avg=COLS/NPPC max=COLS/NPPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:88" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:89" status="valid" parentFunction="axivideo2bayermat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:102" status="valid" parentFunction="colormat2axivideo" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:122" status="valid" parentFunction="colormat2axivideo" variable="" isDirective="0" options="avg=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:127" status="valid" parentFunction="colormat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:128" status="valid" parentFunction="colormat2axivideo" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:129" status="valid" parentFunction="colormat2axivideo" variable="" isDirective="0" options="avg=COLS/NPPC max=COLS/NPPC"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:179" status="valid" parentFunction="fifo_copy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:189" status="valid" parentFunction="fifo_copy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:190" status="valid" parentFunction="fifo_copy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:195" status="valid" parentFunction="fifo_copy" variable="" isDirective="0" options="min=COLS/NPC max=COLS/NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:196" status="valid" parentFunction="fifo_copy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:215" status="valid" parentFunction="fifo_awb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:225" status="warning" parentFunction="fifo_awb" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:250" status="valid" parentFunction="function_awb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:267" status="valid" parentFunction="colormat2axivideo_yuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:287" status="valid" parentFunction="colormat2axivideo_yuv" variable="" isDirective="0" options="avg=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:292" status="valid" parentFunction="colormat2axivideo_yuv" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:293" status="valid" parentFunction="colormat2axivideo_yuv" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:294" status="valid" parentFunction="colormat2axivideo_yuv" variable="" isDirective="0" options="avg=COLS/NPPC max=COLS/NPPC"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:344" status="valid" parentFunction="isppipeline" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:359" status="warning" parentFunction="isppipeline" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:411" status="warning" parentFunction="isppipeline_accel" variable="&amp;s_axis_video" isDirective="0" options="axis port=&amp;s_axis_video register">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:412" status="warning" parentFunction="isppipeline_accel" variable="&amp;m_axis_video" isDirective="0" options="axis port=&amp;m_axis_video register">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:414" status="valid" parentFunction="isppipeline_accel" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x0010"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:415" status="valid" parentFunction="isppipeline_accel" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x0018"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:416" status="valid" parentFunction="isppipeline_accel" variable="rgain" isDirective="0" options="s_axilite port=rgain bundle=CTRL offset=0x0030"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:417" status="valid" parentFunction="isppipeline_accel" variable="bgain" isDirective="0" options="s_axilite port=bgain bundle=CTRL offset=0x0038"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:418" status="valid" parentFunction="isppipeline_accel" variable="mode_reg" isDirective="0" options="s_axilite port=mode_reg bundle=CTRL offset=0x0046"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:419" status="valid" parentFunction="isppipeline_accel" variable="pawb" isDirective="0" options="s_axilite port=pawb bundle=CTRL offset=0x0054"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:420" status="valid" parentFunction="isppipeline_accel" variable="gamma_lut" isDirective="0" options="s_axilite port=gamma_lut bundle=CTRL offset=0x0800"/>
        <Pragma type="interface" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:422" status="valid" parentFunction="isppipeline_accel" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:425" status="valid" parentFunction="isppipeline_accel" variable="hist0_awb" isDirective="0" options="variable=hist0_awb complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:426" status="valid" parentFunction="isppipeline_accel" variable="hist1_awb" isDirective="0" options="variable=hist1_awb complete dim=1"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:28" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:37" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:47" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:57" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:65" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:74" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:84" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_axi_io.hpp:94" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:956" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:991" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:992" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1005" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1006" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1026" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1030" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1031" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1064" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1065" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1108" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1109" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1121" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1134" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1149" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1172" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1184" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1207" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1281" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1282" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1311" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1316" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1317" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1359" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1372" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1389" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1390" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1404" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1405" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1419" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1446" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1477" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_structs.hpp:1507" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:34" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:39" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:52" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:58" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:74" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:80" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:100" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:106" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:107" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:128" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:134" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:135" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:155" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:161" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:162" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:178" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:184" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:185" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:201" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:207" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:208" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:230" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:242" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:244" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:299" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:305" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:317" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:326" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:349" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:369" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:377" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:378" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:448" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:449" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:453" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:454" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:479" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:480" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:515" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:516" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:594" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:595" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:605" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:654" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:655" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:700" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:701" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:743" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:744" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_utility.hpp:755" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:711" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_1P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:716" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_1P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:721" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:726" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:731" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_S2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:736" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_S2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:741" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_T2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:746" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_T2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/common/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2884" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2885" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2898" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2899" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2912" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2913" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2926" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2927" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:2952" status="valid" parentFunction="inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:3017" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options="min=24 max=24"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:3018" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/core/xf_math.h:3349" status="valid" parentFunction="sqrt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_aec.hpp:67" status="valid" parentFunction="autoexposurecorrection_mono" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_aec.hpp:93" status="valid" parentFunction="autoexposurecorrection" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_aec.hpp:119" status="valid" parentFunction="autoexposurecorrection" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:84" status="valid" parentFunction="awbgainupdatekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:85" status="valid" parentFunction="awbgainupdatekernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:90" status="valid" parentFunction="awbgainupdatekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:91" status="valid" parentFunction="awbgainupdatekernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:97" status="valid" parentFunction="awbgainupdatekernel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:148" status="valid" parentFunction="awbchannelgainkernel" variable="tmpsum_vals" isDirective="0" options="variable=tmpsum_vals complete dim=0"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:149" status="valid" parentFunction="awbchannelgainkernel" variable="sum" isDirective="0" options="variable=sum complete dim=0"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:154" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:160" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:170" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:175" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options="min=COLS/NPC max=COLS/NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:176" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:177" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:187" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:211" status="valid" parentFunction="awbchannelgainkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:275" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:299" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = minValue complete dim = 0"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:300" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = maxValue complete dim = 0"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:320" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:321" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="min = 255 max = 255"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:322" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = hist array intra false"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:323" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = minValue intra false"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:330" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:331" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="min = 255 max = 255"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:332" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = hist array intra false"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:333" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = maxValue intra false"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:347" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="variable = maxmin_diff complete dim = 0"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:373" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:379" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="min=COLS/NPC max=COLS/NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:380" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:381" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:392" status="valid" parentFunction="awbnormalizationkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:421" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:447" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:448" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="min=HIST_SIZE max=HIST_SIZE"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:453" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:463" status="warning" parentFunction="awbhistogramkernel" variable="tmp_hist" isDirective="0" options="variable=tmp_hist core=RAM_T2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:464" status="warning" parentFunction="awbhistogramkernel" variable="tmp_hist1" isDirective="0" options="variable=tmp_hist1 core=RAM_T2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:465" status="valid" parentFunction="awbhistogramkernel" variable="tmp_hist" isDirective="0" options="variable=tmp_hist complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:466" status="valid" parentFunction="awbhistogramkernel" variable="tmp_hist1" isDirective="0" options="variable=tmp_hist1 complete dim=1"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:476" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:480" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="min=HIST_SIZE max=HIST_SIZE"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:491" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="variable = old complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:492" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="variable = old1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:493" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="variable = acc complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:494" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="variable = acc1 complete"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:512" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:518" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:519" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:520" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="min=1 max=COLS/4"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:532" status="warning" parentFunction="awbhistogramkernel" variable="tmp_hist" isDirective="0" options="variable=tmp_hist array intra false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'PLANES_LOOP' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:530:13) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:533" status="warning" parentFunction="awbhistogramkernel" variable="tmp_hist1" isDirective="0" options="variable=tmp_hist1 array intra false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'PLANES_LOOP' (../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:530:13) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:534" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:570" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options="min=1 max=6"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:571" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:585" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:591" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:599" status="valid" parentFunction="awbhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:619" status="valid" parentFunction="awbhistogram" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:636" status="valid" parentFunction="awbnormalization" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:75" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:130" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:134" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options="max=COLS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bgr2hsv.hpp:135" status="valid" parentFunction="bgr2hsv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:73" status="valid" parentFunction="blacklevelcorrection" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:93" status="valid" parentFunction="blacklevelcorrection" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:94" status="valid" parentFunction="blacklevelcorrection" variable="" isDirective="0" options="min=_TC max=_TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_black_level.hpp:102" status="valid" parentFunction="blacklevelcorrection" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:90" status="valid" parentFunction="genericbpc&lt;f, src_t, rows, cols, k_rows, k_cols, nppc, border_t, use_uram&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:111" status="valid" parentFunction="initialize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:123" status="valid" parentFunction="initialize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:136" status="valid" parentFunction="process_row" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:159" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:162" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:172" status="valid" parentFunction="process_row" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:173" status="valid" parentFunction="process_row" variable="" isDirective="0" options="min = 1 max = _TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:186" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:208" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:211" status="valid" parentFunction="process_row" variable="" isDirective="0" options="variable = NxM_src_blk complete"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:218" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:220" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:259" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:261" status="valid" parentFunction="process_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:274" status="valid" parentFunction="update_row_idx" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:279" status="valid" parentFunction="update_row_idx" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:292" status="valid" parentFunction="process_image" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:310" status="valid" parentFunction="process_image" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:312" status="valid" parentFunction="process_image" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:313" status="valid" parentFunction="process_image" variable="" isDirective="0" options="min = 1 max = _TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:321" status="valid" parentFunction="process_image" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:323" status="valid" parentFunction="process_image" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:324" status="valid" parentFunction="process_image" variable="" isDirective="0" options="min = 1 max = _TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:335" status="valid" parentFunction="process_image" variable="" isDirective="0" options="min = 1 max = ROWS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:359" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:364" status="valid" parentFunction="apply" variable="" isDirective="0" options="variable = array complete dim = 1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:369" status="valid" parentFunction="apply" variable="" isDirective="0" options="min = 1 max = 5"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:370" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:372" status="valid" parentFunction="apply" variable="" isDirective="0" options="min = 1 max = 5"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:373" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:384" status="valid" parentFunction="apply" variable="" isDirective="0" options="min = 1 max = 9"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:385" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:395" status="valid" parentFunction="apply" variable="" isDirective="0" options="min = 1 max = 9"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_bpc.hpp:445" status="valid" parentFunction="badpixelcorrection" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:51" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:52" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:57" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:69" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:103" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:104" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:109" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:120" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:152" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:153" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:158" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:168" status="valid" parentFunction="xfchannelcombinekernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:203" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:233" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_combine.hpp:265" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_extract.hpp:66" status="valid" parentFunction="xfchannelextractkernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_extract.hpp:67" status="valid" parentFunction="xfchannelextractkernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_extract.hpp:72" status="valid" parentFunction="xfchannelextractkernel" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_extract.hpp:73" status="valid" parentFunction="xfchannelextractkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_extract.hpp:81" status="valid" parentFunction="xfchannelextractkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_channel_extract.hpp:114" status="valid" parentFunction="extractchannel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:240" status="valid" parentFunction="xfccmkernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:241" status="valid" parentFunction="xfccmkernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:247" status="valid" parentFunction="xfccmkernel" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:248" status="valid" parentFunction="xfccmkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:256" status="valid" parentFunction="xfccmkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:308" status="valid" parentFunction="colorcorrectionmatrix" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:37" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:38" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:42" status="valid" parentFunction="write_y_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:71" status="valid" parentFunction="kernrgba2yuv4_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:72" status="valid" parentFunction="kernrgba2yuv4_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:73" status="valid" parentFunction="kernrgba2yuv4_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:74" status="valid" parentFunction="kernrgba2yuv4_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:84" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:85" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:90" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:91" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:101" status="valid" parentFunction="kernrgba2yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:159" status="valid" parentFunction="kernrgba2iyuv_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:160" status="valid" parentFunction="kernrgba2iyuv_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:161" status="valid" parentFunction="kernrgba2iyuv_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:162" status="valid" parentFunction="kernrgba2iyuv_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:178" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:179" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:184" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:185" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:191" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:192" status="valid" parentFunction="kernrgba2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:265" status="valid" parentFunction="kernrgba2nv12_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:266" status="valid" parentFunction="kernrgba2nv12_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:267" status="valid" parentFunction="kernrgba2nv12_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:277" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:278" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:283" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:284" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:290" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:291" status="valid" parentFunction="kernrgba2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:340" status="valid" parentFunction="kernbgr2nv12_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:341" status="valid" parentFunction="kernbgr2nv12_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:342" status="valid" parentFunction="kernbgr2nv12_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:352" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:353" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:358" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:359" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:365" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:366" status="valid" parentFunction="kernbgr2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:419" status="valid" parentFunction="kernrgba2nv21_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:420" status="valid" parentFunction="kernrgba2nv21_ro" variable="VU" isDirective="0" options="variable=VU complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:421" status="valid" parentFunction="kernrgba2nv21_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:431" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:432" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:437" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:438" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:444" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:445" status="valid" parentFunction="kernrgba2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:495" status="valid" parentFunction="kernbgr2nv21_ro" variable="Y0" isDirective="0" options="variable=Y0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:496" status="valid" parentFunction="kernbgr2nv21_ro" variable="VU" isDirective="0" options="variable=VU complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:497" status="valid" parentFunction="kernbgr2nv21_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:507" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:508" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:513" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:514" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:520" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:521" status="valid" parentFunction="kernbgr2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:563" status="valid" parentFunction="kerniyuv2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:564" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:565" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:566" status="valid" parentFunction="kerniyuv2rgba_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:571" status="valid" parentFunction="kerniyuv2rgba_ro" variable="&amp;UStream" isDirective="0" options="variable=&amp;UStream depth=COLS"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:572" status="valid" parentFunction="kerniyuv2rgba_ro" variable="&amp;VStream" isDirective="0" options="variable=&amp;VStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:587" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:588" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:593" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:594" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:619" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:620" status="valid" parentFunction="kerniyuv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:685" status="valid" parentFunction="kerniyuv2nv12_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:686" status="valid" parentFunction="kerniyuv2nv12_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:698" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:699" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:704" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:705" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:719" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:720" status="valid" parentFunction="kerniyuv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:744" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="&amp;inter_u" isDirective="0" options="variable=&amp;inter_u depth=COLS/2"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:745" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="&amp;inter_v" isDirective="0" options="variable=&amp;inter_v depth=COLS/2"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:750" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:751" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:759" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:760" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:765" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:766" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:777" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:778" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:797" status="valid" parentFunction="kerniyuv2yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:823" status="valid" parentFunction="kernnv122iyuv_ro" variable="UV0" isDirective="0" options="variable=UV0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:824" status="valid" parentFunction="kernnv122iyuv_ro" variable="UV1" isDirective="0" options="variable=UV1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:833" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:834" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:839" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:840" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:854" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:855" status="valid" parentFunction="kernnv122iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:891" status="valid" parentFunction="kernnv122rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:892" status="valid" parentFunction="kernnv122rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:893" status="valid" parentFunction="kernnv122rgba_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:898" status="valid" parentFunction="kernnv122rgba_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:911" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:912" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:918" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:919" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:933" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:934" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:935" status="valid" parentFunction="kernnv122rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1017" status="valid" parentFunction="kernnv122bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1018" status="valid" parentFunction="kernnv122bgr_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1019" status="valid" parentFunction="kernnv122bgr_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1024" status="valid" parentFunction="kernnv122bgr_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1037" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1038" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1044" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1045" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1059" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1060" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1061" status="valid" parentFunction="kernnv122bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1140" status="valid" parentFunction="kernnv122yuv4_ro" variable="UV" isDirective="0" options="variable=UV complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1152" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1153" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1158" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1159" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1166" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1167" status="valid" parentFunction="kernnv122yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1202" status="valid" parentFunction="kernnv212iyuv_ro" variable="VU0" isDirective="0" options="variable=VU0 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1203" status="valid" parentFunction="kernnv212iyuv_ro" variable="VU1" isDirective="0" options="variable=VU1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1214" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1215" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1222" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1223" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1235" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1236" status="valid" parentFunction="kernnv212iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1410" status="valid" parentFunction="kernnv212rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1411" status="valid" parentFunction="kernnv212rgba_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1412" status="valid" parentFunction="kernnv212rgba_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1419" status="valid" parentFunction="kernnv212rgba_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1431" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1432" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1437" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1438" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1451" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1452" status="valid" parentFunction="kernnv212rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1535" status="valid" parentFunction="kernnv212bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1536" status="valid" parentFunction="kernnv212bgr_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1537" status="valid" parentFunction="kernnv212bgr_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1544" status="valid" parentFunction="kernnv212bgr_ro" variable="&amp;UVStream" isDirective="0" options="variable=&amp;UVStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1556" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1557" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1562" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1563" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1576" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1577" status="valid" parentFunction="kernnv212bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1672" status="valid" parentFunction="kernnv212yuv4_ro" variable="VUbuf" isDirective="0" options="variable=VUbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1685" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1686" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1691" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1692" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1699" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1700" status="valid" parentFunction="kernnv212yuv4_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1737" status="valid" parentFunction="kernyuyv2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1738" status="valid" parentFunction="kernyuyv2rgba_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1750" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1751" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1756" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1757" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1763" status="valid" parentFunction="kernyuyv2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1827" status="valid" parentFunction="kernyuyv2bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1828" status="valid" parentFunction="kernyuyv2bgr_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1840" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1841" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1846" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1847" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1853" status="valid" parentFunction="kernyuyv2bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1910" status="valid" parentFunction="kernyuyv2nv12_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1911" status="valid" parentFunction="kernyuyv2nv12_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1912" status="valid" parentFunction="kernyuyv2nv12_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1921" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1922" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1927" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1928" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1936" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1937" status="valid" parentFunction="kernyuyv2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1976" status="valid" parentFunction="kernyuyv2nv21_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1977" status="valid" parentFunction="kernyuyv2nv21_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1978" status="valid" parentFunction="kernyuyv2nv21_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1987" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1988" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1993" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:1994" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2002" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2003" status="valid" parentFunction="kernyuyv2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2033" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2034" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2035" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2036" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2047" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2048" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2053" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2054" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2060" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2061" status="valid" parentFunction="kernyuyv2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2099" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2100" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Ubuf" isDirective="0" options="variable=Ubuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2101" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="Vbuf" isDirective="0" options="variable=Vbuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2102" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2115" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2116" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2121" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2122" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2129" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2130" status="valid" parentFunction="kernuyvy2iyuv_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2178" status="valid" parentFunction="kernuyvy2nv12_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2179" status="valid" parentFunction="kernuyvy2nv12_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2180" status="valid" parentFunction="kernuyvy2nv12_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2189" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2190" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2195" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2196" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2203" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2204" status="valid" parentFunction="kernuyvy2nv12_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2243" status="valid" parentFunction="kernuyvy2nv21_ro" variable="Ybuf" isDirective="0" options="variable=Ybuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2244" status="valid" parentFunction="kernuyvy2nv21_ro" variable="UVbuf" isDirective="0" options="variable=UVbuf complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2245" status="valid" parentFunction="kernuyvy2nv21_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2254" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2255" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2260" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2261" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2268" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2269" status="valid" parentFunction="kernuyvy2nv21_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2297" status="valid" parentFunction="kernuyvy2rgb_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2298" status="valid" parentFunction="kernuyvy2rgb_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2310" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2311" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2316" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2317" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2323" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2324" status="valid" parentFunction="kernuyvy2rgb_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2367" status="valid" parentFunction="kernuyvy2bgr_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2368" status="valid" parentFunction="kernuyvy2bgr_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2380" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2381" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2386" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2387" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2393" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2394" status="valid" parentFunction="kernuyvy2bgr_ro" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2437" status="valid" parentFunction="kernuyvy2rgba_ro" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2438" status="valid" parentFunction="kernuyvy2rgba_ro" variable="YUVbuf" isDirective="0" options="variable=YUVbuf complete"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2450" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2451" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2456" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2457" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2463" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2464" status="valid" parentFunction="kernuyvy2rgba_ro" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2530" status="valid" parentFunction="rgba2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2569" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2570" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2575" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2576" status="valid" parentFunction="kernrgb2iyuv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2633" status="valid" parentFunction="rgb2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2687" status="valid" parentFunction="rgba2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2740" status="valid" parentFunction="rgba2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2793" status="valid" parentFunction="rgba2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2841" status="valid" parentFunction="iyuv2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2870" status="valid" parentFunction="xfiyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2878" status="valid" parentFunction="xfiyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2895" status="valid" parentFunction="iyuv2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2923" status="valid" parentFunction="xfiyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2932" status="valid" parentFunction="xfiyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2949" status="valid" parentFunction="iyuv2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2987" status="valid" parentFunction="xfnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:2997" status="valid" parentFunction="xfnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3014" status="valid" parentFunction="nv122iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3071" status="valid" parentFunction="nv122rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3111" status="valid" parentFunction="xfnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3119" status="valid" parentFunction="xfnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3136" status="valid" parentFunction="nv122yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3151" status="valid" parentFunction="xfnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3161" status="valid" parentFunction="xfnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3179" status="valid" parentFunction="nv212iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3239" status="valid" parentFunction="nv212rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3273" status="valid" parentFunction="xfnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3282" status="valid" parentFunction="xfnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3299" status="valid" parentFunction="nv212yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3345" status="valid" parentFunction="uyvy2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3388" status="valid" parentFunction="xfuyvy2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3403" status="valid" parentFunction="uyvy2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3451" status="valid" parentFunction="uyvy2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3488" status="valid" parentFunction="yuyv2iyuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3535" status="valid" parentFunction="yuyv2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3579" status="valid" parentFunction="yuyv2rgba" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3625" status="valid" parentFunction="rgb2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3722" status="valid" parentFunction="rgb2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3761" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3762" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3767" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3768" status="valid" parentFunction="kernrgb2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3812" status="valid" parentFunction="rgb2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3850" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3851" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3856" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3857" status="valid" parentFunction="kernuyvy2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3926" status="valid" parentFunction="uyvy2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3958" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3959" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3964" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:3965" status="valid" parentFunction="kernyuyv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4018" status="valid" parentFunction="yuyv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4046" status="valid" parentFunction="kerniyuv2rgb" variable="&amp;uStream" isDirective="0" options="variable=&amp;uStream depth=TC"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4047" status="valid" parentFunction="kerniyuv2rgb" variable="&amp;vStream" isDirective="0" options="variable=&amp;vStream depth=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4061" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4062" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4067" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4068" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4096" status="valid" parentFunction="kerniyuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4147" status="valid" parentFunction="iyuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4184" status="valid" parentFunction="kernnv122bgr" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4196" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4197" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4202" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4203" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4246" status="valid" parentFunction="kernnv122bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4283" status="valid" parentFunction="nv122bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4327" status="valid" parentFunction="kernnv122rgb" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4339" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4340" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4345" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4346" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4389" status="valid" parentFunction="kernnv122rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4426" status="valid" parentFunction="nv122rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4468" status="valid" parentFunction="kernnv212rgb" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4482" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4483" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4488" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4489" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4534" status="valid" parentFunction="kernnv212rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4570" status="valid" parentFunction="nv212rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4613" status="valid" parentFunction="kernnv212bgr" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4627" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4628" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4633" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4634" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4679" status="valid" parentFunction="kernnv212bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4716" status="valid" parentFunction="nv212bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4751" status="valid" parentFunction="xfrgb2gray" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4760" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4761" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4766" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4767" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4774" status="valid" parentFunction="xfrgb2gray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4788" status="valid" parentFunction="rgb2gray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4811" status="valid" parentFunction="xfbgr2gray" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4820" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4821" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4826" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4827" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4834" status="valid" parentFunction="xfbgr2gray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4848" status="valid" parentFunction="bgr2gray" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4876" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4877" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4883" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4884" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4891" status="valid" parentFunction="xfgray2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4910" status="valid" parentFunction="gray2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4937" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4938" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4944" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4945" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4952" status="valid" parentFunction="xfgray2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4971" status="valid" parentFunction="gray2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:4993" status="valid" parentFunction="xfrgb2xyz" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5005" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5006" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5011" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5012" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5020" status="valid" parentFunction="xfrgb2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5041" status="valid" parentFunction="rgb2xyz" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5063" status="valid" parentFunction="xfbgr2xyz" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5070" status="valid" parentFunction="xfbgr2xyz" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5079" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5080" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5085" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5086" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5094" status="valid" parentFunction="xfbgr2xyz" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5116" status="valid" parentFunction="bgr2xyz" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5138" status="valid" parentFunction="xfxyz2rgb" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5147" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5148" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5153" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5154" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5161" status="valid" parentFunction="xfxyz2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5181" status="valid" parentFunction="xyz2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5203" status="valid" parentFunction="xfxyz2bgr" variable="XYZ" isDirective="0" options="variable=XYZ complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5208" status="valid" parentFunction="xfxyz2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5216" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5217" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5222" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5223" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5230" status="valid" parentFunction="xfxyz2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5250" status="valid" parentFunction="xyz2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5273" status="valid" parentFunction="xfrgb2ycrcb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5284" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5285" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5290" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5291" status="valid" parentFunction="xfrgb2ycrcb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5316" status="valid" parentFunction="rgb2ycrcb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5338" status="valid" parentFunction="xfbgr2ycrcb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5349" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5350" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5355" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5356" status="valid" parentFunction="xfbgr2ycrcb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5381" status="valid" parentFunction="bgr2ycrcb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5403" status="valid" parentFunction="xfycrcb2rgb" variable="YCRCB" isDirective="0" options="variable=YCRCB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5414" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5415" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5420" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5421" status="valid" parentFunction="xfycrcb2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5445" status="valid" parentFunction="ycrcb2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5467" status="valid" parentFunction="xfycrcb2bgr" variable="YCRCB" isDirective="0" options="variable=YCRCB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5478" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5479" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5484" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5485" status="valid" parentFunction="xfycrcb2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5509" status="valid" parentFunction="ycrcb2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5532" status="valid" parentFunction="xfrgb2hls" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5553" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5554" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5559" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5560" status="valid" parentFunction="xfrgb2hls" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5633" status="valid" parentFunction="rgb2hls" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5655" status="valid" parentFunction="xfbgr2hls" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5676" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5677" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5682" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5683" status="valid" parentFunction="xfbgr2hls" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5757" status="valid" parentFunction="bgr2hls" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5779" status="valid" parentFunction="xfhls2rgb" variable="HLS" isDirective="0" options="variable=HLS complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5796" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5797" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5802" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5803" status="valid" parentFunction="xfhls2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5855" status="valid" parentFunction="hls2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5877" status="valid" parentFunction="xfhls2bgr" variable="HLS" isDirective="0" options="variable=HLS complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5894" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5895" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5900" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5901" status="valid" parentFunction="xfhls2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5953" status="valid" parentFunction="hls2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5975" status="valid" parentFunction="xfhsv2rgb" variable="HSV" isDirective="0" options="variable=HSV complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5991" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5992" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5997" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:5998" status="valid" parentFunction="xfhsv2rgb" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6039" status="valid" parentFunction="hsv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6061" status="valid" parentFunction="xfhsv2bgr" variable="HSV" isDirective="0" options="variable=HSV complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6065" status="valid" parentFunction="xfhsv2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6075" status="valid" parentFunction="xfhsv2bgr" variable="tab" isDirective="0" options="variable=tab complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6083" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6084" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6089" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6090" status="valid" parentFunction="xfhsv2bgr" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6131" status="valid" parentFunction="hsv2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6159" status="valid" parentFunction="xfrgb2uyvy" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6160" status="valid" parentFunction="xfrgb2uyvy" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6161" status="valid" parentFunction="xfrgb2uyvy" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6162" status="valid" parentFunction="xfrgb2uyvy" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6177" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6178" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6185" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6186" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6195" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6196" status="valid" parentFunction="xfrgb2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6237" status="valid" parentFunction="rgb2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6268" status="valid" parentFunction="xfrgb2yuyv" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6269" status="valid" parentFunction="xfrgb2yuyv" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6270" status="valid" parentFunction="xfrgb2yuyv" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6271" status="valid" parentFunction="xfrgb2yuyv" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6286" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6287" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6294" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6295" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6303" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6304" status="valid" parentFunction="xfrgb2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6332" status="valid" parentFunction="rgb2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6357" status="valid" parentFunction="xfrgb2bgr" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6358" status="valid" parentFunction="xfrgb2bgr" variable="BGR" isDirective="0" options="variable=BGR complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6370" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6371" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6376" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6377" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6383" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6384" status="valid" parentFunction="xfrgb2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6400" status="valid" parentFunction="rgb2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6437" status="valid" parentFunction="xfnv122uyvy" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6450" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6451" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6456" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6457" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6492" status="valid" parentFunction="xfnv122uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6504" status="valid" parentFunction="nv122uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6547" status="valid" parentFunction="xfnv212uyvy" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6560" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6561" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6566" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6567" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6602" status="valid" parentFunction="xfnv212uyvy" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6614" status="valid" parentFunction="nv212uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6656" status="valid" parentFunction="xfnv122yuyv" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6669" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6670" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6675" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6676" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6711" status="valid" parentFunction="xfnv122yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6723" status="valid" parentFunction="nv122yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6765" status="valid" parentFunction="xfnv212yuyv" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS/2"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6778" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6779" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6784" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6785" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6820" status="valid" parentFunction="xfnv212yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6832" status="valid" parentFunction="nv212yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6869" status="valid" parentFunction="xfbgr2uyvy" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6870" status="valid" parentFunction="xfbgr2uyvy" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6871" status="valid" parentFunction="xfbgr2uyvy" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6872" status="valid" parentFunction="xfbgr2uyvy" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6887" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6888" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6895" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6896" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6905" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6906" status="valid" parentFunction="xfbgr2uyvy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6948" status="valid" parentFunction="bgr2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6979" status="valid" parentFunction="xfbgr2yuyv" variable="Y" isDirective="0" options="variable=Y complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6980" status="valid" parentFunction="xfbgr2yuyv" variable="U" isDirective="0" options="variable=U complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6981" status="valid" parentFunction="xfbgr2yuyv" variable="V" isDirective="0" options="variable=V complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6982" status="valid" parentFunction="xfbgr2yuyv" variable="RGB1" isDirective="0" options="variable=RGB1 complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6997" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:6998" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7005" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7006" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7014" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7015" status="valid" parentFunction="xfbgr2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7043" status="valid" parentFunction="bgr2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7067" status="valid" parentFunction="xfbgr2rgb" variable="RGB" isDirective="0" options="variable=RGB complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7068" status="valid" parentFunction="xfbgr2rgb" variable="BGR" isDirective="0" options="variable=BGR complete"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7080" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7081" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7086" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7087" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7093" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options="min=iTC max=iTC"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7094" status="valid" parentFunction="xfbgr2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7112" status="valid" parentFunction="bgr2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7154" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7155" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7160" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7161" status="valid" parentFunction="kernbgr2nv12" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7219" status="valid" parentFunction="bgr2nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7268" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7269" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7274" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7275" status="valid" parentFunction="kernbgr2nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7325" status="valid" parentFunction="bgr2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7364" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7365" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7370" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7371" status="valid" parentFunction="kernyuyv2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7424" status="valid" parentFunction="yuyv2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7460" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7461" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7466" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7467" status="valid" parentFunction="kernuyvy2bgr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7534" status="valid" parentFunction="uyvy2bgr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7583" status="valid" parentFunction="yuyv2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7630" status="valid" parentFunction="xfuyvy2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7645" status="valid" parentFunction="uyvy2nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7688" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7689" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7695" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7696" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7708" status="valid" parentFunction="xfnv122nv21" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7729" status="valid" parentFunction="nv122nv21" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7760" status="valid" parentFunction="nv212nv12" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7798" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7799" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7805" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7806" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7813" status="valid" parentFunction="xfuyvy2yuyv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7829" status="valid" parentFunction="uyvy2yuyv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color.hpp:7848" status="valid" parentFunction="yuyv2uyvy" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:39" status="valid" parentFunction="write_y" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:40" status="valid" parentFunction="write_y" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:44" status="valid" parentFunction="write_y" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:69" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:70" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:75" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:76" status="valid" parentFunction="kernnv122yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:114" status="valid" parentFunction="kernnv122rgba" variable="&amp;uvStream" isDirective="0" options="variable=&amp;uvStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:127" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:128" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:133" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:134" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:178" status="valid" parentFunction="kernnv122rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:198" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:199" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:204" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:205" status="valid" parentFunction="kernnv122iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:235" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:236" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:241" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:242" status="valid" parentFunction="kernnv212yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:280" status="valid" parentFunction="kernnv212rgba" variable="&amp;vuStream" isDirective="0" options="variable=&amp;vuStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:294" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:295" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:300" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:301" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:347" status="valid" parentFunction="kernnv212rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:367" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:368" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:373" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:374" status="valid" parentFunction="kernnv212iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:396" status="valid" parentFunction="kerniyuv2rgba" variable="&amp;uStream" isDirective="0" options="variable=&amp;uStream depth=COLS"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:397" status="valid" parentFunction="kerniyuv2rgba" variable="&amp;vStream" isDirective="0" options="variable=&amp;vStream depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:410" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:411" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:416" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:417" status="valid" parentFunction="kerniyuv2rgba" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:469" status="valid" parentFunction="kerniyuv2yuv4" variable="inter_u" isDirective="0" options="variable=inter_u depth=COLS"/>
        <Pragma type="stream" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:474" status="valid" parentFunction="kerniyuv2yuv4" variable="inter_v" isDirective="0" options="variable=inter_v depth=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:486" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:487" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:492" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:493" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:510" status="valid" parentFunction="kerniyuv2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:542" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:543" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="min=rTC max=rTC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:548" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:549" status="valid" parentFunction="kerniyuv2nv12" variable="" isDirective="0" options="min=cTC max=cTC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:573" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:574" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:579" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:580" status="valid" parentFunction="kernrgba2yuv4" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:617" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:618" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:623" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:624" status="valid" parentFunction="kernrgba2iyuv" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:674" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:675" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:680" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:681" status="valid" parentFunction="kernrgba2nv12" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:731" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:732" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:737" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:738" status="valid" parentFunction="kernrgba2nv21" variable="" isDirective="0" options="min=COLS max=COLS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:774" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:775" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:780" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:781" status="valid" parentFunction="kernyuyv2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:839" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:840" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:845" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:846" status="valid" parentFunction="kernyuyv2nv12" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:891" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:892" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:897" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:898" status="valid" parentFunction="kernyuyv2nv21" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:935" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:936" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:941" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:942" status="valid" parentFunction="kernyuyv2iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:982" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:983" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:988" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:989" status="valid" parentFunction="kernuyvy2iyuv" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1043" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1044" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1049" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1050" status="valid" parentFunction="kernuyvy2nv12" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1099" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1100" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1105" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1106" status="valid" parentFunction="kernuyvy2nv21" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1150" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1151" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1156" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_1.hpp:1157" status="valid" parentFunction="kernuyvy2rgba" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:129" status="valid" parentFunction="packpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:149" status="valid" parentFunction="extractuyvypixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:172" status="valid" parentFunction="extractuyvypixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:191" status="valid" parentFunction="extractrgbapixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:209" status="valid" parentFunction="packrgbapixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:803" status="valid" parentFunction="calculatey" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:818" status="valid" parentFunction="calculateu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:832" status="valid" parentFunction="calculatev" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:845" status="valid" parentFunction="calculater" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:858" status="valid" parentFunction="calculateg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:871" status="valid" parentFunction="calculateb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:884" status="valid" parentFunction="calculategray" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:902" status="valid" parentFunction="calculate_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:911" status="valid" parentFunction="calculate_y" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:920" status="valid" parentFunction="calculate_z" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:929" status="valid" parentFunction="_calculate_x" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:939" status="valid" parentFunction="_calculate_y" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:949" status="valid" parentFunction="_calculate_z" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:967" status="valid" parentFunction="calculate_r" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:977" status="valid" parentFunction="calculate_g" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:986" status="valid" parentFunction="calculate_b" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:1003" status="valid" parentFunction="calculate_cr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:1013" status="valid" parentFunction="calculate_cb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:1036" status="valid" parentFunction="calculate_ycrcb2r" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:1044" status="valid" parentFunction="calculate_ycrcb2g" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_cvt_color_utils.hpp:1063" status="valid" parentFunction="calculate_ycrcb2b" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:59" status="valid" parentFunction="g_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:72" status="valid" parentFunction="rb_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:89" status="valid" parentFunction="rgr_bgb_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:106" status="valid" parentFunction="rgb_bgr_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:240" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:245" status="warning" parentFunction="demosaicing" variable="linebuffer" isDirective="0" options="variable=linebuffer core=RAM_T2P_URAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_reshape" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:246" status="valid" parentFunction="demosaicing" variable="linebuffer" isDirective="0" options="variable=linebuffer dim=1 factor=4 cyclic"/>
        <Pragma type="resource" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:250" status="warning" parentFunction="demosaicing" variable="linebuffer" isDirective="0" options="variable=linebuffer core=RAM_T2P_BRAM">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:251" status="valid" parentFunction="demosaicing" variable="linebuffer" isDirective="0" options="variable=linebuffer complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:260" status="valid" parentFunction="demosaicing" variable="imgblock" isDirective="0" options="variable=imgblock complete dim=0"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:267" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="min=2 max=2"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:271" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="min=COLS/NPC max=COLS/NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:272" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:287" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:320" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:332" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:346" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:347" status="valid" parentFunction="demosaicing" variable="linebuffer" isDirective="0" options="variable=linebuffer inter false"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:348" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="min=COLS/NPC max=COLS/NPC"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:349" status="valid" parentFunction="demosaicing" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:44" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:45" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:50" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min = TRIP_COLS max = TRIP_COLS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:51" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:66" status="valid" parentFunction="duplicatemat" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:87" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:88" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:93" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options="min = TRIP_COLS max = TRIP_COLS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:94" status="valid" parentFunction="xfduplicate" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:119" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:120" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:125" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options="min = TRIP_COLS max = TRIP_COLS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:126" status="valid" parentFunction="xfduplicates" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:142" status="valid" parentFunction="duplicatemat" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_duplicateimage.hpp:155" status="valid" parentFunction="duplicateimages" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:87" status="valid" parentFunction="gaincontrolkernel" variable="" isDirective="0" options="min = ROWS max = ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:88" status="valid" parentFunction="gaincontrolkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:91" status="valid" parentFunction="gaincontrolkernel" variable="" isDirective="0" options="min = TC max = TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:92" status="valid" parentFunction="gaincontrolkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:177" status="valid" parentFunction="gaincontrol" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:193" status="valid" parentFunction="gaincontrol_mono" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:209" status="valid" parentFunction="gaincontrol_mono" variable="" isDirective="0" options="min = ROWS max = ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:210" status="valid" parentFunction="gaincontrol_mono" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:213" status="valid" parentFunction="gaincontrol_mono" variable="" isDirective="0" options="min = COLS / NPC max = COLS / NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:214" status="valid" parentFunction="gaincontrol_mono" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:49" status="valid" parentFunction="xfgammakernel" variable="lut_p" isDirective="0" options="variable=lut_p complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:70" status="valid" parentFunction="xfgammakernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:71" status="valid" parentFunction="xfgammakernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:77" status="valid" parentFunction="xfgammakernel" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:78" status="valid" parentFunction="xfgammakernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:85" status="valid" parentFunction="xfgammakernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:103" status="valid" parentFunction="gammacorrection" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:49" status="valid" parentFunction="xfequalize" variable="cum_hist" isDirective="0" options="variable=cum_hist complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:54" status="valid" parentFunction="xfequalize" variable="tmp_cum_hist" isDirective="0" options="variable=tmp_cum_hist complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:75" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options="min=256 max=256"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:76" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:86" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:90" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:100" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:105" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options="min=SRC_TC max=SRC_TC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:106" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:107" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:113" status="valid" parentFunction="xfequalize" variable="tmp_cum_hist" isDirective="0" options="variable=tmp_cum_hist array intra false"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:114" status="valid" parentFunction="xfequalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_hist_equalize.hpp:135" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:38" status="valid" parentFunction="xfhistogramkernel" variable="tmp_hist" isDirective="0" options="variable=tmp_hist complete dim=1"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:39" status="valid" parentFunction="xfhistogramkernel" variable="tmp_hist1" isDirective="0" options="variable=tmp_hist1 complete dim=1"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:49" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:53" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options="min=256 max=256"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:63" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:68" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:69" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:70" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options="min=SRC_TC max=SRC_TC"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:80" status="valid" parentFunction="xfhistogramkernel" variable="tmp_hist" isDirective="0" options="variable=tmp_hist array intra false"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:81" status="valid" parentFunction="xfhistogramkernel" variable="tmp_hist1" isDirective="0" options="variable=tmp_hist1 array intra false"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:85" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:103" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:109" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:117" status="valid" parentFunction="xfhistogramkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:134" status="valid" parentFunction="calchist" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:147" status="valid" parentFunction="calchist" variable="" isDirective="0" options="min=1 max=256"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:148" status="valid" parentFunction="calchist" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_histogram.hpp:149" status="valid" parentFunction="calchist" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lensshadingcorrection.hpp:92" status="valid" parentFunction="lscdistancebased" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lensshadingcorrection.hpp:96" status="valid" parentFunction="lscdistancebased" variable="" isDirective="0" options="min=COLS/NPC max=COLS/NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lensshadingcorrection.hpp:97" status="valid" parentFunction="lscdistancebased" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lensshadingcorrection.hpp:98" status="valid" parentFunction="lscdistancebased" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lensshadingcorrection.hpp:117" status="valid" parentFunction="lscdistancebased" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:113" status="valid" parentFunction="ltmtile&lt;blk_rows, blk_cols, rows, cols, npc&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:132" status="valid" parentFunction="ltmtile&lt;blk_rows, blk_cols, rows, cols, npc&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:278" status="valid" parentFunction="getmaximage" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:283" status="valid" parentFunction="getmaximage" variable="" isDirective="0" options="min=COLS_NPC_ALIGNED max=COLS_NPC_ALIGNED"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:284" status="valid" parentFunction="getmaximage" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:312" status="valid" parentFunction="getminmax" variable="omin_l" isDirective="0" options="variable=omin_l dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:313" status="valid" parentFunction="getminmax" variable="omax_l" isDirective="0" options="variable=omax_l dim=1 complete"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:318" status="valid" parentFunction="getminmax" variable="" isDirective="0" options="min=BLK_ROWS max=BLK_ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:323" status="valid" parentFunction="getminmax" variable="" isDirective="0" options="min=COLS_NPC_ALIGNED max=COLS_NPC_ALIGNED"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:324" status="valid" parentFunction="getminmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:377" status="valid" parentFunction="processminmax" variable="" isDirective="0" options="min=MinMaxVArrSize max=MinMaxVArrSize"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:419" status="valid" parentFunction="interpolate" variable="" isDirective="0" options="min=BLK_ROWS max=BLK_ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:424" status="valid" parentFunction="interpolate" variable="" isDirective="0" options="min=COLS_NPC_ALIGNED max=COLS_NPC_ALIGNED"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:425" status="valid" parentFunction="interpolate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:462" status="valid" parentFunction="processinterpolate" variable="" isDirective="0" options="min=MinMaxVArrSize max=MinMaxVArrSize"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:486" status="valid" parentFunction="compute" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:491" status="valid" parentFunction="compute" variable="" isDirective="0" options="min=COLS_NPC_ALIGNED max=COLS_NPC_ALIGNED"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:492" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:556" status="valid" parentFunction="process_i" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:573" status="valid" parentFunction="process" variable="Tile.mVBlkSize" isDirective="0" options="variable=Tile.mVBlkSize dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:574" status="valid" parentFunction="process" variable="Tile.mHBlkSize" isDirective="0" options="variable=Tile.mHBlkSize dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:589" status="valid" parentFunction="process" variable="Tile.mVBlkSize" isDirective="0" options="variable=Tile.mVBlkSize dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_ltm.hpp:590" status="valid" parentFunction="process" variable="Tile.mHBlkSize" isDirective="0" options="variable=Tile.mHBlkSize dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:60" status="valid" parentFunction="xflutkernel" variable="lut" isDirective="0" options="variable=lut complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:79" status="valid" parentFunction="xflutkernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:80" status="valid" parentFunction="xflutkernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:86" status="valid" parentFunction="xflutkernel" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:87" status="valid" parentFunction="xflutkernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:97" status="valid" parentFunction="xflutkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_lut.hpp:120" status="valid" parentFunction="lut" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:106" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = offset_buffer complete dim = 1"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:107" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = offset_buffer complete dim = 2"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:112" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="min = COLS / NPC max = COLS / NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:113" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:117" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:121" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:130" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = offset_NPC complete dim = 0"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:134" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = offset_prev_NPC complete dim = 0"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:144" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = q_err_1st complete dim = 0"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:145" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = q_err_2nd complete dim = 0"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:146" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = q_err_3rd complete dim = 0"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:152" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:156" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:167" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="min = ROWS max = ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:172" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="min = COLS / NPC max = COLS / NPC"/>
        <Pragma type="pipeline" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:173" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:174" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = offset_buffer inter false"/>
        <Pragma type="array_partition" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:183" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options="variable = read_word_extract complete dim = 0"/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:188" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:193" status="valid" parentFunction="xf_quatizationdithering" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

