INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/prj/top_hdmi/top_hdmi.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single__2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst__2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/prj/top_hdmi/top_hdmi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/asyn_rst_syn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_rst_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/dvi_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/dvi_transmitter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_transmitter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/fifo_ctrl_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/hdmi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/serializer_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/top_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_hdmi
INFO: [VRFC 10-2458] undeclared symbol fft_valid, assumed default net type wire [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/top_hdmi.v:86]
INFO: [VRFC 10-2458] undeclared symbol fft_sop, assumed default net type wire [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/top_hdmi.v:88]
INFO: [VRFC 10-2458] undeclared symbol fft_eop, assumed default net type wire [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/top_hdmi.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/video_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/src/hdmi_display/video_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/sim/tb_top_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/prj/top_hdmi/top_hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/hdmi_top/src/vivado_hdmi_test/prj/top_hdmi/top_hdmi.sim/sim_1/behav/xsim/glbl.v:6]
