// Seed: 2923079598
primitive id_15(id_7, id_4, id_12);
  output id_15;
  input id_16, id_17, id_18, id_19, id_20;
  table
    ? 0 : ? : 1;
    r 1 : ? : 1;
    ? 0 : ? : -;
    ? ? : ? : -;
  endtable
endprimitive : id_7
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  input id_14;
  output id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_9 = id_14;
  logic id_15;
endmodule
