/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [12:0] _02_;
  reg [18:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [20:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = in_data[122] ? celloutsig_1_0z : celloutsig_1_1z[1];
  assign celloutsig_1_18z = ~celloutsig_1_11z[2];
  assign celloutsig_1_13z = ~((celloutsig_1_5z | in_data[121]) & celloutsig_1_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_5z | in_data[138]) & celloutsig_1_16z[0]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | in_data[135]) & (celloutsig_1_0z | celloutsig_1_1z[1]));
  assign celloutsig_0_4z = ~((celloutsig_0_2z[6] | celloutsig_0_3z[3]) & (celloutsig_0_1z[1] | celloutsig_0_1z[5]));
  assign celloutsig_0_6z = celloutsig_0_4z | ~(celloutsig_0_5z[0]);
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  reg [12:0] _12_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 13'h0000;
    else _12_ <= { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign { _02_[12:9], _00_, _02_[7:0] } = _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 19'h00000;
    else _03_ <= { celloutsig_0_1z[4:2], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[42:36] === in_data[13:7];
  assign celloutsig_1_4z = { in_data[117:112], celloutsig_1_0z } === in_data[186:180];
  assign celloutsig_1_0z = in_data[122:120] || in_data[110:108];
  assign celloutsig_0_15z = celloutsig_0_2z[8:6] % { 1'h1, _02_[1:0] };
  assign celloutsig_0_29z = celloutsig_0_5z[10] ? { celloutsig_0_22z, celloutsig_0_8z } : celloutsig_0_2z[4:1];
  assign celloutsig_0_11z = celloutsig_0_5z[5] ? celloutsig_0_5z[4:1] : { _02_[10:9], _00_, _02_[7] };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== { in_data[143:137], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_1z[2:1], celloutsig_1_2z } !== { celloutsig_1_12z[7:6], celloutsig_1_14z };
  assign celloutsig_1_1z = ~ in_data[106:103];
  assign celloutsig_1_14z = ^ { celloutsig_1_7z[6:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, 2'h3, celloutsig_1_11z[3:0], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[34:25] << { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_2z[5:2], celloutsig_0_4z, celloutsig_0_4z } << { _02_[9], _00_, _02_[7:4] };
  assign celloutsig_0_28z = { celloutsig_0_5z[5:4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_1z } << { celloutsig_0_17z[6:5], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_10z = { celloutsig_1_7z[5:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z } >> { _01_[5:4], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_7z[4:1], celloutsig_1_8z } >> { celloutsig_1_12z[5:2], celloutsig_1_15z };
  assign celloutsig_1_3z = in_data[149:147] <<< celloutsig_1_1z[3:1];
  assign celloutsig_1_7z = in_data[143:137] <<< { in_data[183:181], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[40:35] - in_data[58:53];
  assign celloutsig_0_17z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z } - { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_7z } ~^ { celloutsig_1_11z[2:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_3z[4:2] ~^ celloutsig_0_5z[3:1];
  assign celloutsig_0_5z = in_data[94:80] ^ { celloutsig_0_2z[5:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_1z } ^ in_data[22:14];
  assign celloutsig_0_21z = { celloutsig_0_5z[4:1], celloutsig_0_9z } ^ { celloutsig_0_3z[6:0], celloutsig_0_8z };
  assign celloutsig_1_8z = ~((celloutsig_1_7z[5] & celloutsig_1_3z[1]) | _01_[4]);
  assign celloutsig_0_22z = ~((celloutsig_0_4z & _03_[5]) | _02_[12]);
  assign celloutsig_1_11z[3:0] = celloutsig_1_7z[3:0] ~^ celloutsig_1_1z;
  assign _02_[8] = _00_;
  assign celloutsig_1_11z[5:4] = 2'h3;
  assign { out_data[128], out_data[96], out_data[52:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
