<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition</li><li class="info_message">Info: Processing started: Wed Oct 31 11:50:26 2018</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off consequence -c consequence</li><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected</li><li class="info_message">Info (12021): Found 3 design units, including 1 entities, in source file modules/shift_register.vhd<ul><li class="info_message">Info (12022): Found design unit 1: shift_register-SIPO File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd Line: 25</li><li class="info_message">Info (12022): Found design unit 2: shift_register-PIPO File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd Line: 38</li><li class="info_message">Info (12023): Found entity 1: shift_register File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd Line: 11</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file modules/xorshift.vhd<ul><li class="info_message">Info (12022): Found design unit 1: xorshift-x32bits File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/xorshift.vhd Line: 27</li><li class="info_message">Info (12023): Found entity 1: xorshift File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/xorshift.vhd Line: 11</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file xorshift_test.bdf<ul><li class="info_message">Info (12023): Found entity 1: xorshift_test</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file shift_register_test.bdf<ul><li class="info_message">Info (12023): Found entity 1: shift_register_test</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file modules/nec_ir_controller.vhd<ul><li class="info_message">Info (12022): Found design unit 1: nec_ir_controller-behaviour File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/nec_ir_controller.vhd Line: 22</li><li class="info_message">Info (12023): Found entity 1: nec_ir_controller File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/nec_ir_controller.vhd Line: 11</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file nec_ir_controller_test.bdf<ul><li class="info_message">Info (12023): Found entity 1: nec_ir_controller_test</li></ul></li><li class="info_message">Info (12021): Found 2 design units, including 1 entities, in source file modules/ClockGenerator.vhd<ul><li class="info_message">Info (12022): Found design unit 1: ClockGenerator-behaviour File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/ClockGenerator.vhd Line: 22</li><li class="info_message">Info (12023): Found entity 1: ClockGenerator File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/ClockGenerator.vhd Line: 11</li></ul></li><li class="info_message">Info (12127): Elaborating entity &quot;nec_ir_controller_test&quot; for the top level hierarchy</li><li class="warning_message">Warning (275008): Primitive &quot;VCC&quot; of instance &quot;inst1&quot; not used</li><li class="info_message">Info (12128): Elaborating entity &quot;shift_register&quot; for hierarchy &quot;shift_register:PIPO&quot;</li><li class="warning_message">Warning (10541): VHDL Signal Declaration warning at shift_register.vhd(19): used implicit default value for signal &quot;s_data_out&quot; because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd Line: 19</li><li class="warning_message">Warning (10492): VHDL Process Statement warning at shift_register.vhd(46): signal &quot;SHIFT_REG&quot; is read inside the Process Statement but isn&apos;t in the Process Statement&apos;s sensitivity list File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/shift_register.vhd Line: 46</li><li class="info_message">Info (12128): Elaborating entity &quot;ClockGenerator&quot; for hierarchy &quot;ClockGenerator:inst2&quot;</li><li class="warning_message">Warning (10492): VHDL Process Statement warning at ClockGenerator.vhd(28): signal &quot;CLK&quot; is read inside the Process Statement but isn&apos;t in the Process Statement&apos;s sensitivity list File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/ClockGenerator.vhd Line: 28</li><li class="warning_message">Warning (10492): VHDL Process Statement warning at ClockGenerator.vhd(36): signal &quot;CLK&quot; is read inside the Process Statement but isn&apos;t in the Process Statement&apos;s sensitivity list File: /home/jrmmendes/Work/HDL/ConSequence/src/modules/ClockGenerator.vhd Line: 36</li><li class="info_message">Info (12128): Elaborating entity &quot;nec_ir_controller&quot; for hierarchy &quot;nec_ir_controller:inst&quot;</li><li class="warning_message">Warning (13024): Output pins are stuck at VCC or GND<ul><li class="warning_message">Warning (13410): Pin &quot;LEDG[7]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[6]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[5]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[4]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[3]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[2]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[1]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDG[0]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[9]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[7]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[6]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[5]&quot; is stuck at GND</li><li class="warning_message">Warning (13410): Pin &quot;LEDR[4]&quot; is stuck at GND</li></ul></li><li class="info_message">Info (286030): Timing-Driven Synthesis is running</li><li class="info_message">Info (17049): 33 registers lost all their fanouts during netlist optimizations.</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="info_message">Info (21057): Implemented 90 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 2 input pins</li><li class="info_message">Info (21059): Implemented 18 output pins</li><li class="info_message">Info (21061): Implemented 70 logic cells</li></ul></li><li class="info_message">Info: Quartus Prime Analysis &amp; Synthesis was successful. 0 errors, 20 warnings<ul><li class="info_message">Info: Peak virtual memory: 967 megabytes</li><li class="info_message">Info: Processing ended: Wed Oct 31 11:50:46 2018</li><li class="info_message">Info: Elapsed time: 00:00:20</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:47</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
