-- VHDL for IBM SMS ALD group InsnReadoutControls
-- Title: InsnReadoutControls
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/2/2020 5:38:00 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity InsnReadoutControls is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_LOGIC_GATE_D_1: in STD_LOGIC;
		PS_LOGIC_GATE_C_1: in STD_LOGIC;
		MS_LOGIC_GATE_E_1: in STD_LOGIC;
		PS_I_RING_1_OR_6_TIME: in STD_LOGIC;
		MS_LAST_EX_DOT_NEXT_TO_LAST: in STD_LOGIC;
		MS_I_O_LAST_EX_DOT_Z: in STD_LOGIC;
		PS_1401_MODE_1: in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_PROGRAM_RESET_1: in STD_LOGIC;
		MS_CONS_RESET_START_CONDITION: in STD_LOGIC;
		MS_CONSOLE_SET_START_CND: in STD_LOGIC;
		MS_SET_I_RING_INTERRUPT: in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME: in STD_LOGIC;
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME: in STD_LOGIC;
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME: in STD_LOGIC;
		PS_B_CYCLE_1: in STD_LOGIC;
		PS_I_CYCLE: in STD_LOGIC;
		PS_C_CYCLE_1: in STD_LOGIC;
		PS_D_CYCLE: in STD_LOGIC;
		PS_INDEX_REQUIRED: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		PS_B_CH_WM_BIT_2: in STD_LOGIC;
		PS_INDEX_NOT_REQUIRED: in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE: in STD_LOGIC;
		PS_ADDR_TYPE_OP_CODES: in STD_LOGIC;
		PS_TWO_ADDRESS_OP_CODES: in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_LOGIC_GATE_B_1: in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ: in STD_LOGIC;
		PS_I_CYCLE_CTRL: in STD_LOGIC;
		MS_UNITS_CTRL_LATCH: in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL: in STD_LOGIC;
		PS_ARS_NO_OP: in STD_LOGIC;
		PS_LOGIC_GATE_E_2: in STD_LOGIC;
		PS_OP_MOD_TIME: in STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME: in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME: in STD_LOGIC;
		PS_NO_D_CY_AT_I_RING_6_OPS: in STD_LOGIC;
		PS_2_CHAR_ONLY_OP_CODES: in STD_LOGIC;
		PS_NO_C_OR_D_CYCLE_OP_CODES: in STD_LOGIC;
		PS_1_ADDR_PLUS_MOD_OP_CODES: in STD_LOGIC;
		PS_2_ADDR_NO_MOD_OP_CODES: in STD_LOGIC;
		PS_2_ADDR_PLUS_MOD_OP_CODES: in STD_LOGIC;
		PS_ARITH_TYPE_OP_CODES: in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES: in STD_LOGIC;
		MS_NOT_PERCENT_TYPE_OP_CODES: in STD_LOGIC;
		MS_TWO_ADDRESS_OP_CODES: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		MS_LOGIC_GATE_C_1: in STD_LOGIC;
		PS_CLEAR_OP_CODE: in STD_LOGIC;
		PS_1401_POUND_SIGN_OP_CODE: in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE: in STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC: in STD_LOGIC;
		PS_SET_WORD_MARK_OP_CODE: in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_C_CYCLE_OP_CODES: in STD_LOGIC;
		PS_ADD_TYPE_OP_CODES: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		MS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (11 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_I_RING_CTRL: out STD_LOGIC;
		MS_I_RING_CTRL: out STD_LOGIC;
		PS_SET_I_CYCLE_CTRL: out STD_LOGIC;
		MS_1401_B_CYCLE_I_RING_OP: out STD_LOGIC;
		MS_I_RING_ADV: out STD_LOGIC;
		PS_I_RING_RESET: out STD_LOGIC;
		PS_B_CH_Q: out STD_LOGIC;
		PS_SET_OP_REG: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_1: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: out STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE: out STD_LOGIC;
		PS_RD_1ST_ADDR_TO_A_AND_C_AR: out STD_LOGIC;
		PS_RD_2ND_ADDR_TO_B_AND_D_AR: out STD_LOGIC;
		MS_1401_UNCOND_BRANCH: out STD_LOGIC;
		MS_1401_CLEAR_DOT_I_RING_11: out STD_LOGIC;
		PS_1401_LAST_I_CYCLE: out STD_LOGIC;
		MS_1401_LAST_I_CYCLE: out STD_LOGIC);
end InsnReadoutControls;


ARCHITECTURE structural of InsnReadoutControls is

	 signal MS_SPL_ADV_CTRL_LAT: STD_LOGIC;
	 signal MS_B_CH_Q_OP: STD_LOGIC;
	 signal MS_OP_MOD_TIME_DOT_NOT_1401: STD_LOGIC;
	 signal MS_ARS_NO_OP_DOT_I_CYCLE: STD_LOGIC;
	 signal MS_SET_I_CYCLE_CTRL_NO_OP: STD_LOGIC;
	 signal PS_LAST_INSN_RO_CYCLE_COND: STD_LOGIC;
	 signal PS_1401_I_CYCLE_NEXT: STD_LOGIC;

	 signal XX_MS_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal XX_MS_I_RING_CTRL: STD_LOGIC;

BEGIN

	MS_LAST_INSN_RO_CYCLE <= 
		XX_MS_LAST_INSN_RO_CYCLE;
	MS_I_RING_CTRL <= 
		XX_MS_I_RING_CTRL;

Page_12_13_01_1: ENTITY ALD_12_13_01_1_I_RING_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	PS_LOGIC_GATE_C_1 =>
		PS_LOGIC_GATE_C_1,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_1_TIME =>
		PS_I_RING_HDL_BUS(1),
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_LOGIC_GATE_D_1 =>
		MS_LOGIC_GATE_D_1,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_I_O_LAST_EX_DOT_Z =>
		MS_I_O_LAST_EX_DOT_Z,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_SET_I_RING_INTERRUPT =>
		MS_SET_I_RING_INTERRUPT,
	MS_SPL_ADV_CTRL_LAT =>
		MS_SPL_ADV_CTRL_LAT,
	PS_I_RING_CTRL =>
		PS_I_RING_CTRL,
	MS_I_RING_CTRL =>
		XX_MS_I_RING_CTRL
	);

Page_12_13_02_1: ENTITY ALD_12_13_02_1_I_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_OP_TIME =>
		MS_I_RING_HDL_BUS(0),
	MS_LAST_INSN_RO_CYCLE =>
		XX_MS_LAST_INSN_RO_CYCLE,
	PS_I_RING_OP_TIME =>
		PS_I_RING_HDL_BUS(0),
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	MS_B_CH_Q_OP =>
		MS_B_CH_Q_OP,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	PS_INDEX_NOT_REQUIRED =>
		PS_INDEX_NOT_REQUIRED,
	PS_I_RING_5_TIME =>
		PS_I_RING_HDL_BUS(5),
	PS_I_RING_1_OR_2_OR_3_OR_4_TIME =>
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_ADDR_TYPE_OP_CODES =>
		PS_ADDR_TYPE_OP_CODES,
	MS_OP_MOD_TIME_DOT_NOT_1401 =>
		MS_OP_MOD_TIME_DOT_NOT_1401,
	MS_ARS_NO_OP_DOT_I_CYCLE =>
		MS_ARS_NO_OP_DOT_I_CYCLE,
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME =>
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME,
	PS_TWO_ADDRESS_OP_CODES =>
		PS_TWO_ADDRESS_OP_CODES,
	MS_SET_I_CYCLE_CTRL_NO_OP =>
		MS_SET_I_CYCLE_CTRL_NO_OP,
	PS_I_RING_10_TIME =>
		PS_I_RING_HDL_BUS(10),
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_SET_I_CYCLE_CTRL =>
		PS_SET_I_CYCLE_CTRL,
	MS_1401_B_CYCLE_I_RING_OP =>
		MS_1401_B_CYCLE_I_RING_OP
	);

Page_12_13_03_1: ENTITY ALD_12_13_03_1_I_RING_ADVANCE_AND_RESET_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_CTRL =>
		XX_MS_I_RING_CTRL,
	MS_UNITS_CTRL_LATCH =>
		MS_UNITS_CTRL_LATCH,
	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL =>
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MS_SPL_ADV_CTRL_LAT =>
		MS_SPL_ADV_CTRL_LAT,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_I_RING_RESET =>
		PS_I_RING_RESET,
	MS_I_RING_ADV =>
		MS_I_RING_ADV
	);

Page_12_13_04_1: ENTITY ALD_12_13_04_1_SET_OP_REG_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_OP_TIME =>
		PS_I_RING_HDL_BUS(0),
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_BUS(6),
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_OP_MOD_TIME =>
		PS_OP_MOD_TIME,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	MS_ARS_NO_OP_DOT_I_CYCLE =>
		MS_ARS_NO_OP_DOT_I_CYCLE,
	MS_OP_MOD_TIME_DOT_NOT_1401 =>
		MS_OP_MOD_TIME_DOT_NOT_1401,
	MS_SET_I_CYCLE_CTRL_NO_OP =>
		MS_SET_I_CYCLE_CTRL_NO_OP,
	PS_B_CH_Q =>
		PS_B_CH_Q,
	MS_B_CH_Q_OP =>
		MS_B_CH_Q_OP
	);

Page_12_13_05_1: ENTITY ALD_12_13_05_1_INSTRUCTION_READ_OUT_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_6_TIME =>
		PS_I_RING_HDL_BUS(6),
	PS_NO_D_CY_AT_I_RING_6_OPS =>
		PS_NO_D_CY_AT_I_RING_6_OPS,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_2_TIME =>
		PS_I_RING_HDL_BUS(2),
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_I_RING_1_TIME =>
		PS_I_RING_HDL_BUS(1),
	PS_NO_C_OR_D_CYCLE_OP_CODES =>
		PS_NO_C_OR_D_CYCLE_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_COND =>
		PS_LAST_INSN_RO_CYCLE_COND,
	PS_I_RING_7_TIME =>
		PS_I_RING_HDL_BUS(7),
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_I_RING_11_TIME =>
		PS_I_RING_HDL_BUS(11),
	PS_2_ADDR_NO_MOD_OP_CODES =>
		PS_2_ADDR_NO_MOD_OP_CODES,
	MS_I_RING_OP_TIME =>
		MS_I_RING_HDL_BUS(0),
	PS_I_RING_12_TIME =>
		PS_I_RING_HDL_BUS(12),
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LAST_INSN_RO_CYCLE_2 =>
		PS_LAST_INSN_RO_CYCLE_2,
	MS_LAST_INSN_RO_CYCLE =>
		XX_MS_LAST_INSN_RO_CYCLE,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_1401_I_CYCLE_NEXT =>
		PS_1401_I_CYCLE_NEXT
	);

Page_12_13_06_1: ENTITY ALD_12_13_06_1_1ST_AND_2ND_ADDR_RI_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		MS_NOT_PERCENT_TYPE_OP_CODES,
	MS_TWO_ADDRESS_OP_CODES =>
		MS_TWO_ADDRESS_OP_CODES,
	PS_1401_MODE =>
		PS_1401_MODE,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_RD_1ST_ADDR_TO_A_AND_C_AR =>
		PS_RD_1ST_ADDR_TO_A_AND_C_AR,
	PS_RD_2ND_ADDR_TO_B_AND_D_AR =>
		PS_RD_2ND_ADDR_TO_B_AND_D_AR
	);

Page_12_13_07_1: ENTITY ALD_12_13_07_1_1401_INSTRUCT_READ_OUT_CTRL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_1401_POUND_SIGN_OP_CODE =>
		PS_1401_POUND_SIGN_OP_CODE,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_I_RING_11_TIME =>
		PS_I_RING_HDL_BUS(11),
	PS_SET_WORD_MARK_OP_CODE =>
		PS_SET_WORD_MARK_OP_CODE,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_LOGIC_GATE_D_1 =>
		MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_C_CYCLE_OP_CODES =>
		PS_C_CYCLE_OP_CODES,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_1401_I_CYCLE_NEXT =>
		PS_1401_I_CYCLE_NEXT,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_1401_UNCOND_BRANCH =>
		MS_1401_UNCOND_BRANCH,
	PS_LAST_INSN_RO_CYCLE_COND =>
		PS_LAST_INSN_RO_CYCLE_COND,
	MS_1401_CLEAR_DOT_I_RING_11 =>
		MS_1401_CLEAR_DOT_I_RING_11,
	PS_1401_LAST_I_CYCLE =>
		PS_1401_LAST_I_CYCLE,
	MS_1401_LAST_I_CYCLE =>
		MS_1401_LAST_I_CYCLE
	);


END;
