// Seed: 1778440737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1 * id_4 - 1'b0 ? id_6.id_6 ==? id_4 : 1;
  wire id_8;
  generate
    assign id_1 = 1;
  endgenerate
  id_9 :
  assert property (@(posedge 1 == id_7 > id_9 - id_6) 1)
  else $display(id_4, id_4, 1, id_4, 1'd0, id_6, 1, 1 + 1, id_1, 1 == id_2, 1 ==? "");
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
