Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 21:50:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #1                                                                                                                                                   |     WorstPath from Dst     |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                     25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      24.026 |                      3.322 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.713(28%)                                                                                                                                                                                                                                                                                                  | 0.478(15%)                 |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.313(72%)                                                                                                                                                                                                                                                                                                 | 2.844(85%)                 |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.108 |                     -0.123 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       0.858 |                     21.547 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                            |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                                                                                                                                    | 1% x 0%                    |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                     |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                         21 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed               |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                          3 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                          3 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT2 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                        |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                        |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                       |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                       |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          3 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                         17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                     |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                     |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.sector_1[1]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.sector_1[1]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1_12.sector_1[1]/D |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #2                                                                                                                                                   |     WorstPath from Dst     |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                     25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      24.010 |                      2.281 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.744(29%)                                                                                                                                                                                                                                                                                                  | 0.272(12%)                 |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.266(71%)                                                                                                                                                                                                                                                                                                 | 2.009(88%)                 |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.108 |                     -0.172 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       0.874 |                     22.538 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                            |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                                                                                                                                    | 5% x 0%                    |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                     |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                         19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed               |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                          2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                          2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE        |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                        |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                        |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                       |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                       |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                         17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                     |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                     |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.sector_1[0]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.sector_1[0]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1_10.sector_1[0]/D |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #3                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.999 |                   1.782 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.701(28%)                                                                                                                                                                                                                                                                                                  | 0.329(19%)              |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.298(72%)                                                                                                                                                                                                                                                                                                 | 1.453(81%)              |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.110 |                  -0.122 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       0.883 |                  23.088 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                                                                                                                                    | 4% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                      19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE     |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                      17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.roi_1[2]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.roi_1[2]/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1_7.roi_1[2]/D  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #4                                                                                                                                                   |     WorstPath from Dst     |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                     25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.953 |                      1.860 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.810(29%)                                                                                                                                                                                                                                                                                                  | 0.539(29%)                 |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.143(71%)                                                                                                                                                                                                                                                                                                 | 1.321(71%)                 |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.109 |                     -0.163 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       0.930 |                     22.969 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                            |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 10% x 4%                                                                                                                                                                                                                                                                                                    | 4% x 0%                    |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                     |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                         21 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed               |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                          3 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                          3 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT2 FDRE   |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                        |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                        |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                       |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                       |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                         17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                          0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                     |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                     |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.sector_1[2]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.sector_1[2]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1_9.sector_1[2]/D  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #5                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.897 |                   2.197 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.742(29%)                                                                                                                                                                                                                                                                                                  | 0.449(21%)              |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.155(71%)                                                                                                                                                                                                                                                                                                 | 1.748(79%)              |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.129 |                  -0.130 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       0.966 |                  22.664 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 10% x 4%                                                                                                                                                                                                                                                                                                    | 5% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                      19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE     |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                      17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.roi_1[5]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.roi_1[5]/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1_8.roi_1[5]/D  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #6                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.916 |                   2.500 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.692(28%)                                                                                                                                                                                                                                                                                                  | 0.389(16%)              |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.224(72%)                                                                                                                                                                                                                                                                                                 | 2.111(84%)              |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.107 |                  -0.164 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       0.969 |                  22.327 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                                                                                                                                    | 7% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                      19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE     |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                      17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.roi_1[6]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.roi_1[6]/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1_7.roi_1[6]/D  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #7                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.841 |                   2.103 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.644(28%)                                                                                                                                                                                                                                                                                                  | 0.392(19%)              |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.197(72%)                                                                                                                                                                                                                                                                                                 | 1.711(81%)              |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.107 |                  -0.134 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       1.044 |                  22.755 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                                                                                                                                    | 7% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                      19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE     |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                      17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.roi_1[1]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.roi_1[1]/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1_10.roi_1[1]/D |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #8                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.818 |                   1.542 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.766(29%)                                                                                                                                                                                                                                                                                                  | 0.308(20%)              |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.052(71%)                                                                                                                                                                                                                                                                                                 | 1.234(80%)              |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.107 |                  -0.137 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       1.067 |                  23.313 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 11% x 4%                                                                                                                                                                                                                                                                                                    | 5% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                      19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE     |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                      17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.roi_1[7]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.roi_1[7]/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1_11.roi_1[7]/D |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                   Path #9                                                                                                                                                   |    WorstPath from Dst   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                      25.000 |                  25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                      23.746 |                   1.629 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.693(29%)                                                                                                                                                                                                                                                                                                  | 0.418(26%)              |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.053(71%)                                                                                                                                                                                                                                                                                                 | 1.211(74%)              |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                      -0.110 |                  -0.171 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                       1.136 |                  23.191 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                             |                         |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 10% x 4%                                                                                                                                                                                                                                                                                                    | 4% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                      | (0, 0)                  |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                         364 |                      19 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                                | Safely Timed            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                          58 |                       2 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE     |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                         | clk                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                        | None                    |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                          16 |                      17 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                           0 |                       0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                      | FDRE/C                  |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                                                                                                                      | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                       | sr_p.sr_1_15.roi_1[3]/C |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.roi_1[3]/D                                                                                                                                                                                                                                                                                     | sr_p.sr_1_7.roi_1[3]/D  |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                                                                Path #10                                                                                                                                                |                                                                                                                                         WorstPath from Dst                                                                                                                                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                   25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                                                                                                                                                                                                                                                                                            25.000 |
| Path Delay                |                                                                                                                                                                                   15.586 |                                                                                                                                                                                                                                                                                                 23.725 |                                                                                                                                                                                                                                                                                            23.240 |
| Logic Delay               | 3.890(25%)                                                                                                                                                                               | 6.721(29%)                                                                                                                                                                                                                                                                                             | 6.326(28%)                                                                                                                                                                                                                                                                                        |
| Net Delay                 | 11.696(75%)                                                                                                                                                                              | 17.004(71%)                                                                                                                                                                                                                                                                                            | 16.914(72%)                                                                                                                                                                                                                                                                                       |
| Clock Skew                |                                                                                                                                                                                   -0.077 |                                                                                                                                                                                                                                                                                                 -0.115 |                                                                                                                                                                                                                                                                                            -0.109 |
| Slack                     |                                                                                                                                                                                    9.329 |                                                                                                                                                                                                                                                                                                  1.152 |                                                                                                                                                                                                                                                                                             1.643 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |
| Bounding Box Size         | 8% x 3%                                                                                                                                                                                  | 10% x 4%                                                                                                                                                                                                                                                                                               | 11% x 4%                                                                                                                                                                                                                                                                                          |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                                                                                                                                 | (0, 0)                                                                                                                                                                                                                                                                                            |
| Cumulative Fanout         |                                                                                                                                                                                      238 |                                                                                                                                                                                                                                                                                                    364 |                                                                                                                                                                                                                                                                                               361 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                                                                                                                      |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                     57 |                                                                                                                                                                                                                                                                                                56 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                                                                                                                     57 |                                                                                                                                                                                                                                                                                                56 |
| Logical Path              | FDSE LUT4 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDSE | FDSE LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                    | clk                                                                                                                                                                                                                                                                                               |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                                                                                                                    | clk                                                                                                                                                                                                                                                                                               |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                   | None                                                                                                                                                                                                                                                                                              |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                                                                                                                   | None                                                                                                                                                                                                                                                                                              |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| High Fanout               |                                                                                                                                                                                       16 |                                                                                                                                                                                                                                                                                                     16 |                                                                                                                                                                                                                                                                                                16 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                                                                 0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                   | FDSE/C                                                                                                                                                                                                                                                                                                 | FDSE/C                                                                                                                                                                                                                                                                                            |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                   | FDSE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                                                                                                                                            |
| Start Point Pin           | sr_p.sr_1_2.pt_1[1]/C                                                                                                                                                                    | sr_p.sr_1_9.pt_1[1]/C                                                                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                                                                              |
| End Point Pin             | sr_p.sr_1_9.pt_1[1]/D                                                                                                                                                                    | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1_15.sector_1[1]/D                                                                                                                                                                                                                                                                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 3 | 5 | 6 | 7 |  8 |  9 | 10 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 46 | 47 | 48 | 50 | 51 | 53 | 54 | 55 | 57 | 58 | 59 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 512 | 4 | 1 | 2 | 4 | 1 | 11 | 12 | 21 |  1 |  9 |  7 | 18 |  8 | 14 |  6 | 10 |  9 | 12 |  5 | 15 |  5 |  9 | 15 |  5 | 10 | 21 |  5 | 10 | 14 |  7 |  7 | 10 |  6 | 10 |  3 | 16 | 14 |  4 | 13 | 13 | 11 | 21 |  3 | 12 | 22 |  2 | 18 | 10 | 10 | 11 |  1 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.50 |           3.31 |            9652 | 0(0.0%) | 198(3.8%) | 159(3.1%) | 226(4.4%) | 2019(38.9%) | 2585(49.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001_IORET-freq40retfan16_rev_1 | 0.84 |           5.10 |            5449 | 0(0.0%) | 198(3.9%) | 158(3.1%) | 143(2.8%) | 2019(39.6%) | 2585(50.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3780 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       111% | (CLEL_R_X58Y527,CLEM_X59Y528)   | wrapper(100%) |            0% |       5.40625 | 100%         | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       107% | (CLEL_R_X60Y534,CLEM_X61Y535)   | wrapper(100%) |            0% |       4.40625 | 87%          | 0%         |  50% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       115% | (CLEM_X64Y507,CLEM_X64Y507)     | wrapper(100%) |            0% |           4.5 | 100%         | 0%         |  50% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEL_R_X63Y505,CLEL_R_X63Y505) | wrapper(100%) |            0% |           5.5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.031% | (CLEM_X66Y530,CLEM_X67Y539)   | wrapper(100%) |            0% |       5.04167 | 92%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                2 |           0.038% | (CLEM_X57Y511,CLEM_X58Y532)   | wrapper(100%) |            0% |       4.92614 | 91%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.025% | (CLEM_X57Y530,CLEM_X60Y537)   | wrapper(100%) |            0% |       4.55469 | 84%          | 0%         |  43% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                0 |           0.003% | (CLEM_X63Y503,CLEM_X63Y503)   | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                2 |           0.010% | (CLEM_X64Y516,CLEM_X65Y519)   | wrapper(100%) |            0% |        4.8125 | 81%          | 0%         |  47% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.102% | (CLEM_X64Y520,CLEM_X67Y539)   | wrapper(100%) |            0% |       4.77083 | 85%          | 0%         |  35% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.129% | (CLEM_X56Y508,CLEM_X63Y531)   | wrapper(100%) |            0% |       4.54261 | 83%          | 0%         |  30% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.177% | (CLEL_R_X55Y516,CLEM_X66Y543) | wrapper(100%) |            0% |       4.06091 | 73%          | 0%         |  33% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.115% | (CLEM_X60Y500,CLEM_X65Y509)   | wrapper(100%) |            0% |       4.68906 | 89%          | 0%         |  17% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        88% | (CLEM_X59Y526,CLEM_X59Y526) | wrapper(100%) |            0% |         5.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y517   | 384             | 396          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y516   | 384             | 397          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y518   | 384             | 395          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X65Y514   | 384             | 399          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X66Y522   | 389             | 391          | 37%                  | wrapper(100%) | N                   |
| CLEM_X65Y515   | 384             | 398          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y518 | 386             | 395          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y515 | 386             | 398          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y516 | 386             | 397          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X65Y522   | 384             | 391          | 36%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y518 | 379             | 395          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y518   | 380             | 395          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X65Y517   | 384             | 396          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X61Y515   | 368             | 398          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X63Y517   | 377             | 396          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X61Y517   | 368             | 396          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X61Y516   | 368             | 397          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X60Y516   | 363             | 397          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y518   | 377             | 395          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y515 | 374             | 398          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


