# simple_verilog_designs