$date
	Sat Nov 22 20:26:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_integrated_cpu $end
$var wire 8 ! debug_port_a [7:0] $end
$var wire 8 " debug_alu_out [7:0] $end
$var reg 1 # clk $end
$var reg 16 $ program_input [15:0] $end
$var reg 1 % reset $end
$var reg 16 & switches [15:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 8 ' debug_alu_out [7:0] $end
$var wire 8 ( debug_port_a [7:0] $end
$var wire 16 ) program_input [15:0] $end
$var wire 1 % reset $end
$var wire 1 * rst_n $end
$var wire 16 + switches [15:0] $end
$var wire 1 , zero_out $end
$var wire 8 - writeback_data [7:0] $end
$var wire 8 . reg_port_b_out [7:0] $end
$var wire 8 / reg_port_a_out [7:0] $end
$var wire 6 0 pc_plus_one [5:0] $end
$var wire 6 1 pc_next [5:0] $end
$var wire 6 2 pc_current [5:0] $end
$var wire 6 3 pc_branch_target [5:0] $end
$var wire 1 4 overflow_out $end
$var wire 8 5 operand_bus_low [7:0] $end
$var wire 8 6 opcode_bus_high [7:0] $end
$var wire 1 7 negative_out $end
$var wire 16 8 instruction [15:0] $end
$var wire 1 9 flag_zero $end
$var wire 1 : flag_overflow $end
$var wire 1 ; flag_negative $end
$var wire 1 < flag_carry $end
$var wire 4 = flag_bus [3:0] $end
$var wire 8 > dmem_mux_out [7:0] $end
$var wire 8 ? dmem_data_out [7:0] $end
$var wire 27 @ decoded_opcode [26:0] $end
$var wire 1 A carry_out $end
$var wire 18 B c [17:0] $end
$var wire 8 C alu_source_mux_out [7:0] $end
$var wire 8 D alu_result_mux_out [7:0] $end
$var wire 8 E alu_result [7:0] $end
$scope module ALU_RES_MUX $end
$var wire 1 F sel $end
$var wire 8 G y [7:0] $end
$var wire 8 H b [7:0] $end
$var wire 8 I a [7:0] $end
$upscope $end
$scope module ALU_SRC_MUX $end
$var wire 8 J a [7:0] $end
$var wire 1 K sel $end
$var wire 8 L y [7:0] $end
$var wire 8 M b [7:0] $end
$upscope $end
$scope module CONTROL $end
$var wire 4 N break_flag [3:0] $end
$var wire 27 O opcode_in [26:0] $end
$var wire 23 P opcode [22:0] $end
$var wire 18 Q control [17:0] $end
$var wire 1 R Y1 $end
$var wire 1 S Y0 $end
$var wire 1 T X1 $end
$var wire 1 U X0 $end
$upscope $end
$scope module CPU_ALU $end
$var wire 2 V ALU_select [1:0] $end
$var wire 8 W B [7:0] $end
$var wire 1 , zero $end
$var wire 8 X shifter_result [7:0] $end
$var wire 1 Y shifter_carry $end
$var wire 1 4 overflow $end
$var wire 1 7 negative $end
$var wire 1 A carry $end
$var wire 8 Z adder_result [7:0] $end
$var wire 1 [ adder_overflow $end
$var wire 1 \ adder_carry $end
$var wire 8 ] ALU_result [7:0] $end
$var wire 8 ^ A [7:0] $end
$scope module adder $end
$var wire 8 _ Y [7:0] $end
$var wire 8 ` Yxor [7:0] $end
$var wire 1 a add_sub $end
$var wire 1 [ overflow $end
$var wire 1 \ carry $end
$var wire 8 b X [7:0] $end
$var wire 8 c S [7:0] $end
$var wire 9 d C [8:0] $end
$scope module fa0 $end
$var wire 1 e a $end
$var wire 1 f b $end
$var wire 1 g cin $end
$var wire 1 h cout $end
$var wire 1 i sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 j a $end
$var wire 1 k b $end
$var wire 1 l cin $end
$var wire 1 m cout $end
$var wire 1 n sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 o a $end
$var wire 1 p b $end
$var wire 1 q cin $end
$var wire 1 r cout $end
$var wire 1 s sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 t a $end
$var wire 1 u b $end
$var wire 1 v cin $end
$var wire 1 w cout $end
$var wire 1 x sum $end
$upscope $end
$scope module fa4 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 { cin $end
$var wire 1 | cout $end
$var wire 1 } sum $end
$upscope $end
$scope module fa5 $end
$var wire 1 ~ a $end
$var wire 1 !" b $end
$var wire 1 "" cin $end
$var wire 1 #" cout $end
$var wire 1 $" sum $end
$upscope $end
$scope module fa6 $end
$var wire 1 %" a $end
$var wire 1 &" b $end
$var wire 1 '" cin $end
$var wire 1 (" cout $end
$var wire 1 )" sum $end
$upscope $end
$scope module fa7 $end
$var wire 1 *" a $end
$var wire 1 +" b $end
$var wire 1 ," cin $end
$var wire 1 -" cout $end
$var wire 1 ." sum $end
$upscope $end
$upscope $end
$scope module carry_mux $end
$var wire 1 \ a $end
$var wire 1 /" sel $end
$var wire 1 A y $end
$var wire 1 Y b $end
$upscope $end
$scope module flag_calc $end
$var wire 1 , zero $end
$var wire 1 7 negative $end
$var wire 8 0" I [7:0] $end
$upscope $end
$scope module overflow_mux $end
$var wire 1 [ a $end
$var wire 1 1" b $end
$var wire 1 2" sel $end
$var wire 1 4 y $end
$upscope $end
$scope module result_mux $end
$var wire 8 3" b [7:0] $end
$var wire 1 4" sel $end
$var wire 8 5" y [7:0] $end
$var wire 8 6" a [7:0] $end
$upscope $end
$scope module shifter $end
$var wire 1 7" select $end
$var wire 1 Y shift_out $end
$var wire 8 8" O [7:0] $end
$var wire 8 9" I [7:0] $end
$scope module m0 $end
$var wire 1 :" a $end
$var wire 1 ;" b $end
$var wire 1 7" sel $end
$var wire 1 Y y $end
$upscope $end
$scope module m1 $end
$var wire 1 <" a $end
$var wire 1 =" b $end
$var wire 1 7" sel $end
$var wire 1 >" y $end
$upscope $end
$scope module m2 $end
$var wire 1 ?" a $end
$var wire 1 @" b $end
$var wire 1 7" sel $end
$var wire 1 A" y $end
$upscope $end
$scope module m3 $end
$var wire 1 B" a $end
$var wire 1 C" b $end
$var wire 1 7" sel $end
$var wire 1 D" y $end
$upscope $end
$scope module m4 $end
$var wire 1 E" a $end
$var wire 1 F" b $end
$var wire 1 7" sel $end
$var wire 1 G" y $end
$upscope $end
$scope module m5 $end
$var wire 1 H" a $end
$var wire 1 I" b $end
$var wire 1 7" sel $end
$var wire 1 J" y $end
$upscope $end
$scope module m6 $end
$var wire 1 K" a $end
$var wire 1 L" b $end
$var wire 1 7" sel $end
$var wire 1 M" y $end
$upscope $end
$scope module m7 $end
$var wire 1 N" a $end
$var wire 1 O" b $end
$var wire 1 7" sel $end
$var wire 1 P" y $end
$upscope $end
$scope module m8 $end
$var wire 1 Q" a $end
$var wire 1 R" b $end
$var wire 1 7" sel $end
$var wire 1 S" y $end
$upscope $end
$upscope $end
$upscope $end
$scope module DECODER $end
$var wire 8 T" A [7:0] $end
$var wire 27 U" Y [26:0] $end
$var wire 16 V" B [15:0] $end
$scope module f1 $end
$var wire 4 W" A [3:0] $end
$var wire 1 X" En $end
$var reg 16 Y" Y [15:0] $end
$upscope $end
$scope module f2 $end
$var wire 2 Z" A [1:0] $end
$var wire 1 [" En $end
$var reg 4 \" Y [3:0] $end
$upscope $end
$scope module f3 $end
$var wire 1 ]" A $end
$var wire 1 ^" En $end
$var reg 2 _" Y [1:0] $end
$upscope $end
$scope module f4 $end
$var wire 2 `" A [1:0] $end
$var wire 1 a" En $end
$var reg 4 b" Y [3:0] $end
$upscope $end
$upscope $end
$scope module DMEM $end
$var wire 8 c" data_out [7:0] $end
$var wire 4 d" read_select [3:0] $end
$var wire 1 e" select $end
$var wire 4 f" write_select [3:0] $end
$var wire 8 g" data_in [7:0] $end
$upscope $end
$scope module DMEM_IN_MUX $end
$var wire 8 h" a [7:0] $end
$var wire 1 i" sel $end
$var wire 8 j" y [7:0] $end
$var wire 8 k" b [7:0] $end
$upscope $end
$scope module FLAGS $end
$var wire 1 A carry_in $end
$var wire 1 # clk $end
$var wire 1 7 negative_in $end
$var wire 1 4 overflow_in $end
$var wire 1 * rst_n $end
$var wire 1 l" write_enable $end
$var wire 1 , zero_in $end
$var reg 1 < carry_flag $end
$var reg 1 ; negative_flag $end
$var reg 1 : overflow_flag $end
$var reg 1 9 zero_flag $end
$upscope $end
$scope module IMEM $end
$var wire 16 m" data_in [15:0] $end
$var wire 16 n" data_out [15:0] $end
$var wire 1 o" select $end
$var wire 6 p" write_select [5:0] $end
$var wire 6 q" read_select [5:0] $end
$var integer 32 r" i [31:0] $end
$upscope $end
$scope module PC $end
$var wire 6 s" A [5:0] $end
$var wire 1 t" c3 $end
$var wire 1 u" clk $end
$var wire 1 v" reset $end
$var reg 6 w" Y [5:0] $end
$upscope $end
$scope module PC_LOGIC $end
$var wire 6 x" A0 [5:0] $end
$var wire 6 y" A1 [5:0] $end
$var wire 6 z" Y1 [5:0] $end
$var wire 6 {" Y0 [5:0] $end
$scope module f1 $end
$var wire 6 |" a [5:0] $end
$var wire 6 }" b [5:0] $end
$var wire 6 ~" sum [5:0] $end
$upscope $end
$scope module f2 $end
$var wire 6 !# a [5:0] $end
$var wire 6 "# b [5:0] $end
$var wire 6 ## sum [5:0] $end
$upscope $end
$upscope $end
$scope module REG_FILE $end
$var wire 1 # clk $end
$var wire 2 $# port_a_sel [1:0] $end
$var wire 2 %# port_b_sel [1:0] $end
$var wire 1 % reset $end
$var wire 1 &# write_en $end
$var wire 2 '# write_sel [1:0] $end
$var wire 8 (# reg3 [7:0] $end
$var wire 8 )# reg2 [7:0] $end
$var wire 8 *# reg1 [7:0] $end
$var wire 8 +# reg0 [7:0] $end
$var wire 8 ,# port_b_data [7:0] $end
$var wire 8 -# port_a_data [7:0] $end
$var wire 8 .# input_data [7:0] $end
$scope module R0 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 /# write_en $end
$var wire 8 0# in_bus [7:0] $end
$var reg 8 1# A [7:0] $end
$upscope $end
$scope module R1 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 2# write_en $end
$var wire 8 3# in_bus [7:0] $end
$var reg 8 4# A [7:0] $end
$upscope $end
$scope module R2 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 5# write_en $end
$var wire 8 6# in_bus [7:0] $end
$var reg 8 7# A [7:0] $end
$upscope $end
$scope module R3 $end
$var wire 1 # clk $end
$var wire 1 % reset $end
$var wire 1 8# write_en $end
$var wire 8 9# in_bus [7:0] $end
$var reg 8 :# A [7:0] $end
$upscope $end
$scope module muxA $end
$var wire 8 ;# a [7:0] $end
$var wire 8 <# b [7:0] $end
$var wire 8 =# c [7:0] $end
$var wire 8 ># d [7:0] $end
$var wire 2 ?# sel [1:0] $end
$var reg 8 @# y [7:0] $end
$upscope $end
$scope module muxB $end
$var wire 8 A# a [7:0] $end
$var wire 8 B# b [7:0] $end
$var wire 8 C# c [7:0] $end
$var wire 8 D# d [7:0] $end
$var wire 2 E# sel [1:0] $end
$var reg 8 F# y [7:0] $end
$upscope $end
$upscope $end
$scope module WB_MUX $end
$var wire 8 G# a [7:0] $end
$var wire 8 H# b [7:0] $end
$var wire 1 I# sel $end
$var wire 8 J# y [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx J#
0I#
bx H#
bx G#
bx F#
b0 E#
bx D#
bx C#
bx B#
bx A#
bx @#
b0 ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
08#
bx 7#
bx 6#
05#
bx 4#
bx 3#
02#
bx 1#
bx 0#
0/#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
b0 '#
0&#
b0 %#
b0 $#
bx ##
bx "#
bx !#
bx ~"
b1 }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
zv"
zu"
1t"
bx s"
b1000000 r"
bx q"
b0 p"
0o"
bx n"
b0 m"
0l"
bx k"
bx j"
0i"
b0 h"
bx g"
bx f"
0e"
bx d"
bx c"
b0 b"
0a"
bx `"
b0 _"
0^"
x]"
b0 \"
0["
bx Z"
b0 Y"
1X"
bx W"
b0 V"
bx00000000000000000000000 U"
bx T"
xS"
xR"
0Q"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
0>"
0="
x<"
x;"
x:"
bx 9"
bx0 8"
07"
bx0 6"
bx 5"
04"
bx 3"
02"
01"
bx 0"
0/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
0g
xf
xe
bx0 d
bx c
bx b
0a
bx `
bx _
bx ^
bx ]
x\
x[
bx Z
xY
bx0 X
bx W
b0 V
xU
xT
xS
xR
b100 Q
b0 P
bx00000000000000000000000 O
b0 N
bx M
bx L
0K
bx J
bx I
bx H
bx G
0F
bx E
bx D
bx C
b100 B
xA
bx00000000000000000000000 @
bx ?
bx >
b0 =
0<
0;
0:
09
bx 8
x7
bx 6
bx 5
04
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
x,
b0 +
0*
b0 )
bx (
bx '
b0 &
1%
b0 $
0#
bx "
bx !
$end
#5000
1,
07
b0 -
b0 .#
b0 0#
b0 3#
b0 6#
b0 9#
b0 J#
b0 D
b0 G
b0 H#
0[
0."
0)"
0$"
0}
0x
0s
0n
b0 "
b0 '
b0 E
b0 H
b0 ]
b0 0"
b0 5"
0\
0,"
0'"
0""
0{
0v
0q
0l
b0 Z
b0 c
b0 3"
0i
0-"
0("
0#"
0|
0w
0r
0m
b0 d
0h
0A
0f
0k
0p
0u
0z
0!"
0&"
0+"
0S"
0P"
0M"
0J"
0G"
0D"
b0 X
b0 6"
b0 8"
0A"
0Y
b0 `
0R"
0O"
0N"
0L"
0K"
0I"
0H"
0F"
0E"
0C"
0B"
0@"
0?"
0<"
0;"
0:"
0*"
0%"
0~
0y
0t
0o
0j
0e
b0 >
b0 g"
b0 j"
b0 C
b0 L
b0 W
b0 _
b0 !
b0 (
b0 /
b0 ^
b0 b
b0 9"
b0 -#
b0 @#
b0 .
b0 M
b0 k"
b0 ,#
b0 F#
b0 +#
b0 1#
b0 ;#
b0 A#
b0 *#
b0 4#
b0 <#
b0 B#
b0 )#
b0 7#
b0 =#
b0 C#
b0 (#
b0 :#
b0 >#
b0 D#
1#
#10000
0#
#15000
1#
#20000
1*
0#
0%
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
