INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/bcd/bcd.srcs/sources_1/new/bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/bcd/bcd.srcs/sim_1/new/tb_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bin_to_dec
