<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="shizhong.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/watch_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/watch_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="watch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="watch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="watch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="watch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="watch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="watch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="watch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="watch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="watch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="watch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="watch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="watch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="watch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="watch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="watch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="watch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="watch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="watch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="watch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="watch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="watch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="watch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="watch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="watch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="watch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="watch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="watch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="watch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="watch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="watch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="watch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="watch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="watch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="watch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="watch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="watch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="watch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="watch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-567366558919915732" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5365217763183424008" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4772850227147102318" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511066" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7777785159758297966" xil_pn:start_ts="1452511066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511608" xil_pn:in_ck="157622060923" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1555102308358451305" xil_pn:start_ts="1452511582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="watch.lso"/>
      <outfile xil_pn:name="watch.ngc"/>
      <outfile xil_pn:name="watch.ngr"/>
      <outfile xil_pn:name="watch.prj"/>
      <outfile xil_pn:name="watch.stx"/>
      <outfile xil_pn:name="watch.syr"/>
      <outfile xil_pn:name="watch.xst"/>
      <outfile xil_pn:name="watch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1452511097" xil_pn:in_ck="171650424347427" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905397483545" xil_pn:start_ts="1452511097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511625" xil_pn:in_ck="-6851861129224846944" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7445022941081948809" xil_pn:start_ts="1452511608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="watch.bld"/>
      <outfile xil_pn:name="watch.ngd"/>
      <outfile xil_pn:name="watch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1452511671" xil_pn:in_ck="-6851814717740444991" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-1012449745606653236" xil_pn:start_ts="1452511625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="watch.pcf"/>
      <outfile xil_pn:name="watch_map.map"/>
      <outfile xil_pn:name="watch_map.mrp"/>
      <outfile xil_pn:name="watch_map.ncd"/>
      <outfile xil_pn:name="watch_map.ngm"/>
      <outfile xil_pn:name="watch_map.xrpt"/>
      <outfile xil_pn:name="watch_summary.xml"/>
      <outfile xil_pn:name="watch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1452511738" xil_pn:in_ck="-8915909714224912390" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1452511671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="watch.ncd"/>
      <outfile xil_pn:name="watch.pad"/>
      <outfile xil_pn:name="watch.par"/>
      <outfile xil_pn:name="watch.ptwx"/>
      <outfile xil_pn:name="watch.unroutes"/>
      <outfile xil_pn:name="watch.xpi"/>
      <outfile xil_pn:name="watch_pad.csv"/>
      <outfile xil_pn:name="watch_pad.txt"/>
      <outfile xil_pn:name="watch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1452511818" xil_pn:in_ck="171650424339802" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5017394210571468131" xil_pn:start_ts="1452511744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="watch.bgn"/>
      <outfile xil_pn:name="watch.bit"/>
      <outfile xil_pn:name="watch.drc"/>
      <outfile xil_pn:name="watch.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1452511831" xil_pn:in_ck="171650424326948" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1452511826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452512987" xil_pn:in_ck="171650424326948" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="7445022941081948809" xil_pn:start_ts="1452512986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452511738" xil_pn:in_ck="-6857941033681502787" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1452511716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="watch.twr"/>
      <outfile xil_pn:name="watch.twx"/>
    </transform>
    <transform xil_pn:end_ts="1452512322" xil_pn:in_ck="171650424339933" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="1956464740802079723" xil_pn:start_ts="1452512318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/watch_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/watch_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
