// Seed: 3860794813
module module_0 (
    input  wire id_0,
    input  wand id_1,
    input  wand id_2,
    output wire id_3
);
  wire id_5, id_6, id_7, id_8;
  logic [7:0][-1 'b0] id_9;
  wire id_10;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    input  logic id_2,
    output logic id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  tri1  id_6
);
  assign id_1 = 1;
  always_ff begin : LABEL_0
    id_3 = id_0;
    if (-1) id_3 <= id_2.id_2;
    else id_1 = -1 == id_5;
  end
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_1
  );
  always @(id_0) return 1;
endmodule
