Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jan 21 14:21:02 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-331459136.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                10746        0.036        0.000                      0                10746        0.264        0.000                       0                  3400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.601        0.000                      0                10732        0.036        0.000                      0                10732        3.750        0.000                       0                  3304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.518     7.040 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.230    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y170       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692     8.169    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.352     8.522    
                         clock uncertainty           -0.053     8.469    
    SLICE_X162Y170       FDPE (Setup_fdpe_C_D)       -0.016     8.453    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.580ns (29.020%)  route 1.419ns (70.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.419     8.396    reset_counter[0]
    SLICE_X160Y170       LUT1 (Prop_lut1_I0_O)        0.124     8.520 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.520    reset_counter0[0]
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_D)        0.029    11.498    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.580ns (29.135%)  route 1.411ns (70.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.388    reset_counter[0]
    SLICE_X160Y170       LUT3 (Prop_lut3_I1_O)        0.124     8.512 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.512    reset_counter[2]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_D)        0.031    11.500    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.606ns (29.931%)  route 1.419ns (70.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.419     8.396    reset_counter[0]
    SLICE_X160Y170       LUT2 (Prop_lut2_I0_O)        0.150     8.546 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.546    reset_counter[1]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_D)        0.075    11.544    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.608ns (30.118%)  route 1.411ns (69.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.388    reset_counter[0]
    SLICE_X160Y170       LUT4 (Prop_lut4_I1_O)        0.152     8.540 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.540    reset_counter[3]_i_2_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_D)        0.075    11.544    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.861    reset_counter[2]
    SLICE_X160Y170       LUT4 (Prop_lut4_I2_O)        0.124     7.985 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.175    reset_counter[3]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_CE)      -0.205    11.264    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.861    reset_counter[2]
    SLICE_X160Y170       LUT4 (Prop_lut4_I2_O)        0.124     7.985 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.175    reset_counter[3]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_CE)      -0.205    11.264    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.861    reset_counter[2]
    SLICE_X160Y170       LUT4 (Prop_lut4_I2_O)        0.124     7.985 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.175    reset_counter[3]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_CE)      -0.205    11.264    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.456     6.978 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.861    reset_counter[2]
    SLICE_X160Y170       LUT4 (Prop_lut4_I2_O)        0.124     7.985 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.175    reset_counter[3]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.352    11.522    
                         clock uncertainty           -0.053    11.469    
    SLICE_X160Y170       FDSE (Setup_fdse_C_CE)      -0.205    11.264    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.478ns (48.111%)  route 0.516ns (51.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 11.169 - 5.000 ) 
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.478     7.000 r  FDPE_3/Q
                         net (fo=5, routed)           0.516     7.515    clk200_rst
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692    11.169    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X160Y170       FDSE (Setup_fdse_C_S)       -0.600    10.846    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  3.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.164     2.106 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.162    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y170       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.942    
    SLICE_X162Y170       FDPE (Hold_fdpe_C_D)         0.060     2.002    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.141     2.083 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.098     2.181    reset_counter[0]
    SLICE_X161Y170       LUT6 (Prop_lut6_I1_O)        0.045     2.226 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.226    ic_reset_i_1_n_0
    SLICE_X161Y170       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X161Y170       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.541     1.955    
    SLICE_X161Y170       FDRE (Hold_fdre_C_D)         0.091     2.046    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.999%)  route 0.183ns (49.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.141     2.083 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.183     2.265    reset_counter[2]
    SLICE_X160Y170       LUT4 (Prop_lut4_I0_O)        0.049     2.314 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.314    reset_counter[3]_i_2_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.942    
    SLICE_X160Y170       FDSE (Hold_fdse_C_D)         0.107     2.049    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.468%)  route 0.183ns (49.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.141     2.083 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.183     2.265    reset_counter[2]
    SLICE_X160Y170       LUT3 (Prop_lut3_I2_O)        0.045     2.310 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.310    reset_counter[2]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.942    
    SLICE_X160Y170       FDSE (Hold_fdse_C_D)         0.092     2.034    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.268    clk200_rst
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.956    
    SLICE_X160Y170       FDSE (Hold_fdse_C_S)        -0.071     1.885    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.268    clk200_rst
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.956    
    SLICE_X160Y170       FDSE (Hold_fdse_C_S)        -0.071     1.885    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.268    clk200_rst
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.956    
    SLICE_X160Y170       FDSE (Hold_fdse_C_S)        -0.071     1.885    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.325%)  route 0.179ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.179     2.268    clk200_rst
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.956    
    SLICE_X160Y170       FDSE (Hold_fdse_C_S)        -0.071     1.885    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.119%)  route 0.192ns (45.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.128     2.070 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.136     2.205    reset_counter[3]
    SLICE_X160Y170       LUT4 (Prop_lut4_I3_O)        0.098     2.303 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.359    reset_counter[3]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.942    
    SLICE_X160Y170       FDSE (Hold_fdse_C_CE)       -0.039     1.903    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.119%)  route 0.192ns (45.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y170       FDSE (Prop_fdse_C_Q)         0.128     2.070 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.136     2.205    reset_counter[3]
    SLICE_X160Y170       LUT4 (Prop_lut4_I3_O)        0.098     2.303 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.359    reset_counter[3]_i_1_n_0
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X160Y170       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.942    
    SLICE_X160Y170       FDSE (Hold_fdse_C_CE)       -0.039     1.903    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.457    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y170   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y170   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y170   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y170   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y170   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X160Y170   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X161Y170   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y170   ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X160Y170   reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 2.986ns (31.993%)  route 6.347ns (68.007%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.741     1.741    sys_clk
    SLICE_X145Y160       FDRE                                         r  sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y160       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          1.014     3.211    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X146Y161       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.363 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.977     4.339    p_0_in0_in[0]
    SLICE_X145Y163       LUT6 (Prop_lut6_I0_O)        0.348     4.687 r  sdram_choose_req_grant[2]_i_36/O
                         net (fo=1, routed)           0.000     4.687    sdram_choose_req_grant[2]_i_36_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.219 r  sdram_choose_req_grant_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.219    sdram_choose_req_grant_reg[2]_i_31_n_0
    SLICE_X145Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.490 r  sdram_choose_req_grant_reg[2]_i_29/CO[0]
                         net (fo=4, routed)           0.451     5.941    sdram_bankmachine2_hit
    SLICE_X146Y164       LUT6 (Prop_lut6_I2_O)        0.373     6.314 f  sdram_choose_req_grant[2]_i_23/O
                         net (fo=1, routed)           0.491     6.806    sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X146Y165       LUT6 (Prop_lut6_I4_O)        0.124     6.930 f  sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          1.157     8.086    sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X155Y160       LUT2 (Prop_lut2_I1_O)        0.150     8.236 r  sdram_choose_req_grant[2]_i_19/O
                         net (fo=5, routed)           1.093     9.329    sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.332     9.661 r  sdram_choose_req_grant[2]_i_16/O
                         net (fo=1, routed)           0.622    10.283    sdram_choose_req_grant[2]_i_16_n_0
    SLICE_X156Y160       LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  sdram_choose_req_grant[2]_i_6/O
                         net (fo=3, routed)           0.543    10.950    sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X155Y160       LUT6 (Prop_lut6_I4_O)        0.124    11.074 r  sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    11.074    sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X155Y160       FDRE                                         r  sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.625    11.625    sys_clk
    SLICE_X155Y160       FDRE                                         r  sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.078    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X155Y160       FDRE (Setup_fdre_C_D)        0.029    11.675    sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 2.986ns (32.284%)  route 6.263ns (67.716%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.741     1.741    sys_clk
    SLICE_X145Y160       FDRE                                         r  sdram_bankmachine2_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y160       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine2_consume_reg[1]/Q
                         net (fo=26, routed)          1.014     3.211    storage_4_reg_0_7_6_11/ADDRB1
    SLICE_X146Y161       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.363 r  storage_4_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.977     4.339    p_0_in0_in[0]
    SLICE_X145Y163       LUT6 (Prop_lut6_I0_O)        0.348     4.687 r  sdram_choose_req_grant[2]_i_36/O
                         net (fo=1, routed)           0.000     4.687    sdram_choose_req_grant[2]_i_36_n_0
    SLICE_X145Y163       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.219 r  sdram_choose_req_grant_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.219    sdram_choose_req_grant_reg[2]_i_31_n_0
    SLICE_X145Y164       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.490 r  sdram_choose_req_grant_reg[2]_i_29/CO[0]
                         net (fo=4, routed)           0.451     5.941    sdram_bankmachine2_hit
    SLICE_X146Y164       LUT6 (Prop_lut6_I2_O)        0.373     6.314 f  sdram_choose_req_grant[2]_i_23/O
                         net (fo=1, routed)           0.491     6.806    sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X146Y165       LUT6 (Prop_lut6_I4_O)        0.124     6.930 f  sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          1.157     8.086    sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X155Y160       LUT2 (Prop_lut2_I1_O)        0.150     8.236 r  sdram_choose_req_grant[2]_i_19/O
                         net (fo=5, routed)           1.093     9.329    sdram_choose_req_grant[2]_i_19_n_0
    SLICE_X157Y160       LUT6 (Prop_lut6_I2_O)        0.332     9.661 r  sdram_choose_req_grant[2]_i_16/O
                         net (fo=1, routed)           0.622    10.283    sdram_choose_req_grant[2]_i_16_n_0
    SLICE_X156Y160       LUT6 (Prop_lut6_I3_O)        0.124    10.407 r  sdram_choose_req_grant[2]_i_6/O
                         net (fo=3, routed)           0.459    10.866    sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X157Y159       LUT6 (Prop_lut6_I4_O)        0.124    10.990 r  sdram_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    10.990    sdram_choose_req_grant[2]_i_1_n_0
    SLICE_X157Y159       FDRE                                         r  sdram_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.699    11.699    sys_clk
    SLICE_X157Y159       FDRE                                         r  sdram_choose_req_grant_reg[2]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X157Y159       FDRE (Setup_fdre_C_D)        0.029    11.749    sdram_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 sdram_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_choose_req_grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 2.748ns (29.889%)  route 6.446ns (70.111%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.734     1.734    sys_clk
    SLICE_X143Y166       FDRE                                         r  sdram_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y166       FDRE (Prop_fdre_C_Q)         0.456     2.190 r  sdram_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.176     3.366    storage_7_reg_0_7_12_17/ADDRA0
    SLICE_X142Y164       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.516 r  storage_7_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.901     4.417    p_0_in3_in[4]
    SLICE_X143Y164       LUT6 (Prop_lut6_I0_O)        0.328     4.745 r  sdram_bankmachine5_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.745    sdram_bankmachine5_count[2]_i_12_n_0
    SLICE_X143Y164       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.295 r  sdram_bankmachine5_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.295    sdram_bankmachine5_count_reg[2]_i_8_n_0
    SLICE_X143Y165       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.566 f  sdram_bankmachine5_count_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.609     6.176    sdram_bankmachine5_hit
    SLICE_X145Y165       LUT6 (Prop_lut6_I4_O)        0.373     6.549 r  sdram_bankmachine5_count[2]_i_6/O
                         net (fo=3, routed)           0.447     6.996    sdram_bankmachine5_count[2]_i_6_n_0
    SLICE_X145Y165       LUT6 (Prop_lut6_I3_O)        0.124     7.120 r  sdram_choose_req_grant[2]_i_9/O
                         net (fo=12, routed)          1.241     8.361    sdram_choose_req_grant[2]_i_9_n_0
    SLICE_X154Y159       LUT4 (Prop_lut4_I2_O)        0.124     8.485 r  sdram_choose_req_grant[0]_i_9/O
                         net (fo=2, routed)           0.675     9.160    sdram_choose_req_grant[0]_i_9_n_0
    SLICE_X154Y160       LUT5 (Prop_lut5_I0_O)        0.124     9.284 r  sdram_choose_req_grant[0]_i_5/O
                         net (fo=1, routed)           0.667     9.951    sdram_choose_req_grant[0]_i_5_n_0
    SLICE_X154Y160       LUT6 (Prop_lut6_I0_O)        0.124    10.075 r  sdram_choose_req_grant[0]_i_2/O
                         net (fo=1, routed)           0.729    10.804    sdram_choose_req_grant[0]_i_2_n_0
    SLICE_X156Y160       LUT6 (Prop_lut6_I0_O)        0.124    10.928 r  sdram_choose_req_grant[0]_i_1/O
                         net (fo=1, routed)           0.000    10.928    sdram_choose_req_grant[0]_i_1_n_0
    SLICE_X156Y160       FDRE                                         r  sdram_choose_req_grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.699    11.699    sys_clk
    SLICE_X156Y160       FDRE                                         r  sdram_choose_req_grant_reg[0]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X156Y160       FDRE (Setup_fdre_C_D)        0.031    11.751    sdram_choose_req_grant_reg[0]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 3.811ns (41.909%)  route 5.283ns (58.091%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.838     2.954    bridge_word_counter[1]
    SLICE_X137Y170       LUT2 (Prop_lut2_I1_O)        0.124     3.078 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.078    tag_mem_reg_i_42_n_0
    SLICE_X137Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.628 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.628    tag_mem_reg_i_33_n_0
    SLICE_X137Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.742 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.742    tag_mem_reg_i_32_n_0
    SLICE_X137Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.856 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.856    tag_mem_reg_i_31_n_0
    SLICE_X137Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.970 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_37_n_0
    SLICE_X137Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.084 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.009     4.093    tag_mem_reg_i_36_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.207    tag_mem_reg_i_35_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.321    tag_mem_reg_i_34_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.655 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.675     5.330    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X138Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.633 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.664     6.298    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X140Y173       LUT4 (Prop_lut4_I2_O)        0.124     6.422 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.422    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.802 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           1.004     7.806    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X141Y173       LUT4 (Prop_lut4_I1_O)        0.152     7.958 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.316     8.274    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT5 (Prop_lut5_I0_O)        0.332     8.606 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.578     9.184    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y174       LUT4 (Prop_lut4_I0_O)        0.124     9.308 r  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.783    10.091    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X131Y174       LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2/O
                         net (fo=2, routed)           0.414    10.630    lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2_n_0
    SLICE_X131Y173       LUT6 (Prop_lut6_I1_O)        0.124    10.754 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.754    lm32_cpu/load_store_unit/dcache_n_151
    SLICE_X131Y173       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.545    11.545    lm32_cpu/load_store_unit/out
    SLICE_X131Y173       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[3]/C
                         clock pessimism              0.078    11.623    
                         clock uncertainty           -0.057    11.566    
    SLICE_X131Y173       FDRE (Setup_fdre_C_D)        0.031    11.597    lm32_cpu/load_store_unit/d_adr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 3.811ns (41.927%)  route 5.279ns (58.073%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.838     2.954    bridge_word_counter[1]
    SLICE_X137Y170       LUT2 (Prop_lut2_I1_O)        0.124     3.078 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.078    tag_mem_reg_i_42_n_0
    SLICE_X137Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.628 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.628    tag_mem_reg_i_33_n_0
    SLICE_X137Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.742 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.742    tag_mem_reg_i_32_n_0
    SLICE_X137Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.856 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.856    tag_mem_reg_i_31_n_0
    SLICE_X137Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.970 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_37_n_0
    SLICE_X137Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.084 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.009     4.093    tag_mem_reg_i_36_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.207    tag_mem_reg_i_35_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.321    tag_mem_reg_i_34_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.655 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.675     5.330    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X138Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.633 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.664     6.298    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X140Y173       LUT4 (Prop_lut4_I2_O)        0.124     6.422 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.422    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.802 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           1.004     7.806    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X141Y173       LUT4 (Prop_lut4_I1_O)        0.152     7.958 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.316     8.274    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT5 (Prop_lut5_I0_O)        0.332     8.606 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.578     9.184    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y174       LUT4 (Prop_lut4_I0_O)        0.124     9.308 r  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.783    10.091    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X131Y174       LUT5 (Prop_lut5_I4_O)        0.124    10.215 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2/O
                         net (fo=2, routed)           0.410    10.626    lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2_n_0
    SLICE_X131Y173       LUT6 (Prop_lut6_I1_O)        0.124    10.750 r  lm32_cpu/load_store_unit/dcache/d_adr_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.750    lm32_cpu/load_store_unit/dcache_n_152
    SLICE_X131Y173       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.545    11.545    lm32_cpu/load_store_unit/out
    SLICE_X131Y173       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[2]/C
                         clock pessimism              0.078    11.623    
                         clock uncertainty           -0.057    11.566    
    SLICE_X131Y173       FDRE (Setup_fdre_C_D)        0.029    11.595    lm32_cpu/load_store_unit/d_adr_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 2.999ns (34.043%)  route 5.810ns (65.957%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.740     1.740    sys_clk
    SLICE_X145Y161       FDRE                                         r  sdram_bankmachine4_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y161       FDRE (Prop_fdre_C_Q)         0.456     2.196 r  sdram_bankmachine4_consume_reg[1]/Q
                         net (fo=26, routed)          1.144     3.340    storage_6_reg_0_7_6_11/ADDRC1
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.493 r  storage_6_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           1.005     4.498    p_0_in2_in[2]
    SLICE_X143Y161       LUT6 (Prop_lut6_I2_O)        0.331     4.829 r  sdram_choose_req_grant[0]_i_28/O
                         net (fo=1, routed)           0.000     4.829    sdram_choose_req_grant[0]_i_28_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.361 r  sdram_choose_req_grant_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.361    sdram_choose_req_grant_reg[0]_i_23_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.632 f  sdram_choose_req_grant_reg[0]_i_21/CO[0]
                         net (fo=4, routed)           0.494     6.126    sdram_bankmachine4_hit
    SLICE_X144Y164       LUT6 (Prop_lut6_I1_O)        0.373     6.499 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=1, routed)           0.452     6.951    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X144Y164       LUT6 (Prop_lut6_I2_O)        0.124     7.075 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=10, routed)          0.834     7.909    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X146Y166       LUT6 (Prop_lut6_I1_O)        0.124     8.033 f  new_master_wdata_ready0_i_4/O
                         net (fo=1, routed)           0.000     8.033    new_master_wdata_ready0_i_4_n_0
    SLICE_X146Y166       MUXF7 (Prop_muxf7_I1_O)      0.214     8.247 f  new_master_wdata_ready0_reg_i_2/O
                         net (fo=14, routed)          0.487     8.733    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X146Y166       LUT5 (Prop_lut5_I4_O)        0.297     9.030 r  sdram_bankmachine7_consume[2]_i_3/O
                         net (fo=37, routed)          0.859     9.889    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X146Y169       LUT5 (Prop_lut5_I2_O)        0.124    10.013 r  lm32_cpu/load_store_unit/sdram_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.536    10.549    lm32_cpu_n_134
    SLICE_X145Y170       FDRE                                         r  sdram_bankmachine7_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.614    11.614    sys_clk
    SLICE_X145Y170       FDRE                                         r  sdram_bankmachine7_level_reg[0]/C
                         clock pessimism              0.093    11.707    
                         clock uncertainty           -0.057    11.650    
    SLICE_X145Y170       FDRE (Setup_fdre_C_CE)      -0.205    11.445    sdram_bankmachine7_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.445    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 3.811ns (42.011%)  route 5.260ns (57.989%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT4=3 LUT5=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.838     2.954    bridge_word_counter[1]
    SLICE_X137Y170       LUT2 (Prop_lut2_I1_O)        0.124     3.078 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.078    tag_mem_reg_i_42_n_0
    SLICE_X137Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.628 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.628    tag_mem_reg_i_33_n_0
    SLICE_X137Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.742 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.742    tag_mem_reg_i_32_n_0
    SLICE_X137Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.856 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.856    tag_mem_reg_i_31_n_0
    SLICE_X137Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.970 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_37_n_0
    SLICE_X137Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.084 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.009     4.093    tag_mem_reg_i_36_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.207    tag_mem_reg_i_35_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.321    tag_mem_reg_i_34_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.655 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.675     5.330    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X138Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.633 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.664     6.298    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X140Y173       LUT4 (Prop_lut4_I2_O)        0.124     6.422 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.422    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.802 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           1.004     7.806    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X141Y173       LUT4 (Prop_lut4_I1_O)        0.152     7.958 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.316     8.274    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT5 (Prop_lut5_I0_O)        0.332     8.606 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.871     9.477    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y179       LUT5 (Prop_lut5_I4_O)        0.124     9.601 f  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_4/O
                         net (fo=1, routed)           0.161     9.762    lm32_cpu/load_store_unit/bridge_word_counter[2]_i_4_n_0
    SLICE_X138Y179       LUT5 (Prop_lut5_I3_O)        0.124     9.886 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.721    10.607    lm32_cpu/load_store_unit/bridge_word_counter_ce
    SLICE_X138Y175       LUT4 (Prop_lut4_I1_O)        0.124    10.731 r  lm32_cpu/load_store_unit/bridge_word_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.731    lm32_cpu_n_54
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.544    11.544    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
                         clock pessimism              0.116    11.660    
                         clock uncertainty           -0.057    11.603    
    SLICE_X138Y175       FDRE (Setup_fdre_C_D)        0.031    11.634    bridge_word_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 4.007ns (44.376%)  route 5.023ns (55.624%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT4=5 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.838     2.954    bridge_word_counter[1]
    SLICE_X137Y170       LUT2 (Prop_lut2_I1_O)        0.124     3.078 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.078    tag_mem_reg_i_42_n_0
    SLICE_X137Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.628 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.628    tag_mem_reg_i_33_n_0
    SLICE_X137Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.742 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.742    tag_mem_reg_i_32_n_0
    SLICE_X137Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.856 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.856    tag_mem_reg_i_31_n_0
    SLICE_X137Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.970 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_37_n_0
    SLICE_X137Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.084 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.009     4.093    tag_mem_reg_i_36_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.207    tag_mem_reg_i_35_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.321    tag_mem_reg_i_34_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.655 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.675     5.330    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X138Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.633 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.664     6.298    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X140Y173       LUT4 (Prop_lut4_I2_O)        0.124     6.422 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.422    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.802 f  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           1.004     7.806    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X141Y173       LUT4 (Prop_lut4_I1_O)        0.152     7.958 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.316     8.274    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT5 (Prop_lut5_I0_O)        0.332     8.606 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.578     9.184    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y174       LUT4 (Prop_lut4_I0_O)        0.124     9.308 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.783    10.091    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X131Y174       LUT4 (Prop_lut4_I0_O)        0.118    10.209 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.154    10.364    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X131Y174       LUT4 (Prop_lut4_I3_O)        0.326    10.690 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    10.690    lm32_cpu/load_store_unit/dcache_n_44
    SLICE_X131Y174       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.543    11.543    lm32_cpu/load_store_unit/out
    SLICE_X131Y174       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.078    11.621    
                         clock uncertainty           -0.057    11.564    
    SLICE_X131Y174       FDRE (Setup_fdre_C_D)        0.031    11.595    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.595    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_word_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 3.811ns (42.035%)  route 5.255ns (57.965%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.838     2.954    bridge_word_counter[1]
    SLICE_X137Y170       LUT2 (Prop_lut2_I1_O)        0.124     3.078 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.078    tag_mem_reg_i_42_n_0
    SLICE_X137Y170       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.628 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.628    tag_mem_reg_i_33_n_0
    SLICE_X137Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.742 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.742    tag_mem_reg_i_32_n_0
    SLICE_X137Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.856 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.856    tag_mem_reg_i_31_n_0
    SLICE_X137Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.970 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_37_n_0
    SLICE_X137Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.084 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.009     4.093    tag_mem_reg_i_36_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.207 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.207    tag_mem_reg_i_35_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.321 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.321    tag_mem_reg_i_34_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.655 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.675     5.330    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X138Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.633 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.664     6.298    lm32_cpu/load_store_unit/tag_port_dat_w[15]
    SLICE_X140Y173       LUT4 (Prop_lut4_I2_O)        0.124     6.422 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.422    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X140Y173       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.802 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           1.004     7.806    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X141Y173       LUT4 (Prop_lut4_I1_O)        0.152     7.958 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.316     8.274    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X140Y174       LUT5 (Prop_lut5_I0_O)        0.332     8.606 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.871     9.477    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X138Y179       LUT5 (Prop_lut5_I4_O)        0.124     9.601 f  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_4/O
                         net (fo=1, routed)           0.161     9.762    lm32_cpu/load_store_unit/bridge_word_counter[2]_i_4_n_0
    SLICE_X138Y179       LUT5 (Prop_lut5_I3_O)        0.124     9.886 r  lm32_cpu/load_store_unit/bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.716    10.602    lm32_cpu/load_store_unit/bridge_word_counter_ce
    SLICE_X138Y175       LUT3 (Prop_lut3_I1_O)        0.124    10.726 r  lm32_cpu/load_store_unit/bridge_word_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.726    lm32_cpu_n_55
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.544    11.544    sys_clk
    SLICE_X138Y175       FDRE                                         r  bridge_word_counter_reg[0]/C
                         clock pessimism              0.116    11.660    
                         clock uncertainty           -0.057    11.603    
    SLICE_X138Y175       FDRE (Setup_fdre_C_D)        0.029    11.632    bridge_word_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 2.999ns (34.045%)  route 5.810ns (65.955%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        1.740     1.740    sys_clk
    SLICE_X145Y161       FDRE                                         r  sdram_bankmachine4_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y161       FDRE (Prop_fdre_C_Q)         0.456     2.196 r  sdram_bankmachine4_consume_reg[1]/Q
                         net (fo=26, routed)          1.144     3.340    storage_6_reg_0_7_6_11/ADDRC1
    SLICE_X146Y163       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.493 r  storage_6_reg_0_7_6_11/RAMC/O
                         net (fo=4, routed)           1.005     4.498    p_0_in2_in[2]
    SLICE_X143Y161       LUT6 (Prop_lut6_I2_O)        0.331     4.829 r  sdram_choose_req_grant[0]_i_28/O
                         net (fo=1, routed)           0.000     4.829    sdram_choose_req_grant[0]_i_28_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.361 r  sdram_choose_req_grant_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.361    sdram_choose_req_grant_reg[0]_i_23_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.632 f  sdram_choose_req_grant_reg[0]_i_21/CO[0]
                         net (fo=4, routed)           0.494     6.126    sdram_bankmachine4_hit
    SLICE_X144Y164       LUT6 (Prop_lut6_I1_O)        0.373     6.499 r  sdram_choose_req_grant[0]_i_18/O
                         net (fo=1, routed)           0.452     6.951    sdram_choose_req_grant[0]_i_18_n_0
    SLICE_X144Y164       LUT6 (Prop_lut6_I2_O)        0.124     7.075 r  sdram_choose_req_grant[0]_i_14/O
                         net (fo=10, routed)          0.834     7.909    sdram_choose_req_grant[0]_i_14_n_0
    SLICE_X146Y166       LUT6 (Prop_lut6_I1_O)        0.124     8.033 f  new_master_wdata_ready0_i_4/O
                         net (fo=1, routed)           0.000     8.033    new_master_wdata_ready0_i_4_n_0
    SLICE_X146Y166       MUXF7 (Prop_muxf7_I1_O)      0.214     8.247 f  new_master_wdata_ready0_reg_i_2/O
                         net (fo=14, routed)          0.487     8.733    new_master_wdata_ready0_reg_i_2_n_0
    SLICE_X146Y166       LUT5 (Prop_lut5_I4_O)        0.297     9.030 r  sdram_bankmachine7_consume[2]_i_3/O
                         net (fo=37, routed)          0.898     9.928    lm32_cpu/load_store_unit/multiplexer_state_reg[3]
    SLICE_X150Y170       LUT5 (Prop_lut5_I4_O)        0.124    10.052 r  lm32_cpu/load_store_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.497    10.549    lm32_cpu_n_127
    SLICE_X150Y171       FDRE                                         r  sdram_bankmachine0_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3305, routed)        1.614    11.614    sys_clk
    SLICE_X150Y171       FDRE                                         r  sdram_bankmachine0_level_reg[2]/C
                         clock pessimism              0.078    11.692    
                         clock uncertainty           -0.057    11.635    
    SLICE_X150Y171       FDRE (Setup_fdre_C_CE)      -0.169    11.466    sdram_bankmachine0_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  0.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.607     0.607    sys_clk
    SLICE_X143Y178       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y178       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.966    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X142Y178       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.877     0.877    storage_1_reg_0_15_6_7/WCLK
    SLICE_X142Y178       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.620    
    SLICE_X142Y178       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.930    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.611     0.611    sys_clk
    SLICE_X143Y182       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y182       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.970    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.880     0.880    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X142Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.611     0.611    sys_clk
    SLICE_X143Y182       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y182       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.970    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3305, routed)        0.880     0.880    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y182       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X142Y182       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y68     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y69     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y41    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y37    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memdat_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y176  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y160  storage_4_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y160  storage_4_reg_0_7_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.593 (r) | FAST    |     3.895 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.576 (r) | SLOW    |    -0.045 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.727 (r) | SLOW    |    -2.573 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.330 (r) | SLOW    |    -2.625 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.655 (r) | SLOW    |    -2.453 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.059 (r) | SLOW    |      1.744 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.587 (r) | SLOW    |      1.518 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.597 (r) | SLOW    |      1.520 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.201 (r) | SLOW    |      1.819 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.214 (r) | SLOW    |      1.835 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.447 (r) | SLOW    |      1.462 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.061 (r) | SLOW    |      1.749 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.747 (r) | SLOW    |      1.583 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.364 (r) | SLOW    |      1.888 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.122 (r) | SLOW    |      2.240 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.514 (r) | SLOW    |      1.941 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.807 (r) | SLOW    |      2.086 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.134 (r) | SLOW    |      2.245 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.265 (r) | SLOW    |      2.307 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.829 (r) | SLOW    |      2.104 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.276 (r) | SLOW    |      2.311 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.908 (r) | SLOW    |      1.658 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.980 (r) | SLOW    |      2.148 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.909 (r) | SLOW    |      1.660 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.981 (r) | SLOW    |      2.146 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     14.319 (r) | SLOW    |      5.523 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     11.175 (r) | SLOW    |      3.804 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     11.420 (r) | SLOW    |      4.001 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     14.322 (r) | SLOW    |      5.551 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.168 (r) | SLOW    |      4.355 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.481 (r) | SLOW    |      4.049 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     13.873 (r) | SLOW    |      5.370 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.985 (r) | SLOW    |      5.518 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.771 (r) | SLOW    |      3.765 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.022 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.399 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.829 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.059 (r) | SLOW    |   1.744 (r) | FAST    |    0.612 |
ddram_dq[1]        |   6.587 (r) | SLOW    |   1.518 (r) | FAST    |    0.140 |
ddram_dq[2]        |   6.597 (r) | SLOW    |   1.520 (r) | FAST    |    0.150 |
ddram_dq[3]        |   7.201 (r) | SLOW    |   1.819 (r) | FAST    |    0.754 |
ddram_dq[4]        |   7.214 (r) | SLOW    |   1.835 (r) | FAST    |    0.767 |
ddram_dq[5]        |   6.447 (r) | SLOW    |   1.462 (r) | FAST    |    0.000 |
ddram_dq[6]        |   7.061 (r) | SLOW    |   1.749 (r) | FAST    |    0.615 |
ddram_dq[7]        |   6.747 (r) | SLOW    |   1.583 (r) | FAST    |    0.300 |
ddram_dq[8]        |   7.364 (r) | SLOW    |   1.888 (r) | FAST    |    0.917 |
ddram_dq[9]        |   8.122 (r) | SLOW    |   2.240 (r) | FAST    |    1.676 |
ddram_dq[10]       |   7.514 (r) | SLOW    |   1.941 (r) | FAST    |    1.067 |
ddram_dq[11]       |   7.807 (r) | SLOW    |   2.086 (r) | FAST    |    1.360 |
ddram_dq[12]       |   8.134 (r) | SLOW    |   2.245 (r) | FAST    |    1.687 |
ddram_dq[13]       |   8.265 (r) | SLOW    |   2.307 (r) | FAST    |    1.818 |
ddram_dq[14]       |   7.829 (r) | SLOW    |   2.104 (r) | FAST    |    1.382 |
ddram_dq[15]       |   8.276 (r) | SLOW    |   2.311 (r) | FAST    |    1.829 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.276 (r) | SLOW    |   1.462 (r) | FAST    |    1.829 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.073 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.908 (r) | SLOW    |   1.658 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.980 (r) | SLOW    |   2.148 (r) | FAST    |    1.072 |
ddram_dqs_p[0]     |   6.909 (r) | SLOW    |   1.660 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.981 (r) | SLOW    |   2.146 (r) | FAST    |    1.073 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.981 (r) | SLOW    |   1.658 (r) | FAST    |    1.073 |
-------------------+-------------+---------+-------------+---------+----------+




