--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/augreal.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+--------------------+--------+
               |  Setup to  |  Hold to   |                    | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
---------------+------------+------------+--------------------+--------+
tv_in_ycrcb<10>|    7.823(R)|   -2.309(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<11>|    7.809(R)|   -2.181(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<12>|    6.619(R)|   -2.877(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<13>|    5.952(R)|   -1.366(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<14>|    6.403(R)|   -2.470(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<15>|    6.432(R)|   -2.603(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<16>|    6.802(R)|   -2.144(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<17>|    5.261(R)|   -1.922(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<18>|    5.970(R)|   -2.643(R)|analyzer3_clock_OBUF|   0.000|
tv_in_ycrcb<19>|    8.972(R)|   -0.230(R)|analyzer3_clock_OBUF|   0.000|
---------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-------------------+------------+--------------------+--------+
                   | clk (edge) |                    | Clock  |
Destination        |   to PAD   |Internal Clock(s)   | Phase  |
-------------------+------------+--------------------+--------+
analyzer1_data<10> |   17.187(R)|analyzer2_clock_OBUF|   0.000|
analyzer1_data<11> |   26.822(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.799(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.232(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<12> |   23.871(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.848(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.281(R)|analyzer4_clock_OBUF|   0.000|
analyzer1_data<14> |   18.015(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<0>  |   17.406(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<1>  |   16.751(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<2>  |   17.372(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<3>  |   16.938(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<4>  |   17.458(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<5>  |   17.880(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<6>  |   17.239(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<7>  |   17.750(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<8>  |   18.020(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<9>  |   17.599(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<10> |   18.100(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<11> |   17.882(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<12> |   20.680(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<13> |   20.685(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<14> |   20.918(R)|analyzer2_clock_OBUF|   0.000|
analyzer2_data<15> |   20.549(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<4>  |   15.277(R)|analyzer2_clock_OBUF|   0.000|
analyzer4_data<0>  |   26.497(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.474(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.907(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<1>  |   25.260(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.237(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.670(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<2>  |   25.595(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.572(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.005(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<3>  |   24.351(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.650(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.761(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<4>  |   24.390(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.765(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.800(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<5>  |   26.181(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.208(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.591(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<6>  |   25.951(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.912(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.361(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<7>  |   26.793(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.563(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.203(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<8>  |   26.844(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.755(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.254(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<9>  |   26.636(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.999(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.046(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<10> |   26.317(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.792(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.727(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<11> |   26.118(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.272(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.528(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<12> |   26.448(R)|analyzer1_clock_OBUF|   0.000|
                   |   23.853(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.858(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<13> |   26.829(R)|analyzer1_clock_OBUF|   0.000|
                   |   25.042(R)|analyzer2_clock_OBUF|   0.000|
                   |   22.239(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14> |   25.362(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.997(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.772(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<15> |   26.014(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.495(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.424(R)|analyzer4_clock_OBUF|   0.000|
clock_feedback_out |   12.355(R)|rc/ram_clock        |   0.000|
                   |   12.355(F)|rc/ram_clock        |   0.000|
ram0_address<0>    |   26.050(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.961(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.460(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<1>    |   28.391(R)|analyzer1_clock_OBUF|   0.000|
                   |   24.754(R)|analyzer2_clock_OBUF|   0.000|
                   |   23.801(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<2>    |   24.266(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.741(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.676(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<3>    |   23.664(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.818(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.074(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<4>    |   25.094(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.499(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.504(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<5>    |   23.359(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.572(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.769(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<6>    |   22.844(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.479(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.254(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<7>    |   22.763(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.244(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.173(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<8>    |   24.925(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.902(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.335(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<9>    |   21.865(R)|analyzer1_clock_OBUF|   0.000|
                   |   22.445(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.275(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<10>   |   23.307(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.117(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.717(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<11>   |   22.806(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.244(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.216(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<12>   |   23.735(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.185(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.145(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<13>   |   23.762(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.914(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.172(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<14>   |   23.623(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.705(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.033(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<15>   |   23.831(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.729(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.241(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<16>   |   23.326(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.370(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.736(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<17>   |   23.658(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.071(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.068(R)|analyzer4_clock_OBUF|   0.000|
ram0_address<18>   |   25.408(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.385(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.818(R)|analyzer4_clock_OBUF|   0.000|
ram0_clk           |   12.252(R)|rc/ram_clock        |   0.000|
                   |   12.252(F)|rc/ram_clock        |   0.000|
ram0_we_b          |   19.360(R)|analyzer2_clock_OBUF|   0.000|
ram1_address<0>    |   30.601(R)|analyzer1_clock_OBUF|   0.000|
                   |   25.578(R)|analyzer2_clock_OBUF|   0.000|
                   |   26.011(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<1>    |   26.132(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.109(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.542(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<2>    |   23.356(R)|analyzer1_clock_OBUF|   0.000|
                   |   18.333(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.766(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<3>    |   22.552(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.851(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.962(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<4>    |   24.844(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.219(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.254(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<5>    |   23.862(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.889(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.272(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<6>    |   23.881(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.842(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.291(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<7>    |   24.601(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.371(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.011(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<8>    |   24.361(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.644(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.771(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<9>    |   22.463(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.026(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.873(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<10>   |   22.868(R)|analyzer1_clock_OBUF|   0.000|
                   |   17.845(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.278(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<11>   |   24.128(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.105(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.538(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<12>   |   24.090(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.067(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.500(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<13>   |   24.407(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.384(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.817(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<14>   |   24.579(R)|analyzer1_clock_OBUF|   0.000|
                   |   19.556(R)|analyzer2_clock_OBUF|   0.000|
                   |   19.989(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<15>   |   26.205(R)|analyzer1_clock_OBUF|   0.000|
                   |   21.182(R)|analyzer2_clock_OBUF|   0.000|
                   |   21.615(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<16>   |   25.409(R)|analyzer1_clock_OBUF|   0.000|
                   |   20.386(R)|analyzer2_clock_OBUF|   0.000|
                   |   20.819(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<17>   |   22.194(R)|analyzer1_clock_OBUF|   0.000|
                   |   17.171(R)|analyzer2_clock_OBUF|   0.000|
                   |   17.604(R)|analyzer4_clock_OBUF|   0.000|
ram1_address<18>   |   22.925(R)|analyzer1_clock_OBUF|   0.000|
                   |   17.902(R)|analyzer2_clock_OBUF|   0.000|
                   |   18.335(R)|analyzer4_clock_OBUF|   0.000|
ram1_clk           |   12.257(R)|rc/ram_clock        |   0.000|
                   |   12.257(F)|rc/ram_clock        |   0.000|
ram1_we_b          |   19.681(R)|analyzer2_clock_OBUF|   0.000|
vga_out_blank_b    |   14.078(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<0>   |   31.512(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.062(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<1>   |   32.766(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.316(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<2>   |   31.104(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.654(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<3>   |   31.434(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.984(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<4>   |   33.746(R)|analyzer2_clock_OBUF|   0.000|
                   |   34.296(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<5>   |   33.528(R)|analyzer2_clock_OBUF|   0.000|
                   |   34.078(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<6>   |   33.132(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.682(R)|analyzer4_clock_OBUF|   0.000|
vga_out_green<7>   |   33.315(R)|analyzer2_clock_OBUF|   0.000|
                   |   33.865(R)|analyzer4_clock_OBUF|   0.000|
vga_out_hsync      |   13.331(R)|analyzer4_clock_OBUF|   0.000|
vga_out_pixel_clock|   10.123(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<0>     |   30.653(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.203(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<1>     |   30.189(R)|analyzer2_clock_OBUF|   0.000|
                   |   30.739(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<2>     |   29.873(R)|analyzer2_clock_OBUF|   0.000|
                   |   30.423(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<3>     |   30.598(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.148(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<4>     |   31.498(R)|analyzer2_clock_OBUF|   0.000|
                   |   32.048(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<5>     |   30.965(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.515(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<6>     |   30.856(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.406(R)|analyzer4_clock_OBUF|   0.000|
vga_out_red<7>     |   30.978(R)|analyzer2_clock_OBUF|   0.000|
                   |   31.528(R)|analyzer4_clock_OBUF|   0.000|
vga_out_vsync      |   14.821(R)|analyzer4_clock_OBUF|   0.000|
-------------------+------------+--------------------+--------+

Clock tv_in_line_clock1 to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<7> |   19.105(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<8> |   20.233(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<9> |   14.542(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<13>|   19.896(R)|analyzer3_clock_OBUF|   0.000|
analyzer1_data<15>|   15.588(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<5> |   14.062(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<6> |   14.389(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<7> |   13.611(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<8> |   14.496(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<9> |   14.570(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<10>|   14.609(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<11>|   13.518(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<12>|   13.692(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<13>|   16.076(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<14>|   13.880(R)|analyzer3_clock_OBUF|   0.000|
analyzer3_data<15>|   14.372(R)|analyzer3_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   14.473|    2.248|         |         |
tv_in_line_clock1|    4.282|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   10.436|         |         |         |
tv_in_line_clock1|    8.847|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
-----------------+-----------------+---------+
Source Pad       |Destination Pad  |  Delay  |
-----------------+-----------------+---------+
clock_27mhz      |analyzer1_clock  |   12.248|
clock_27mhz      |analyzer2_clock  |   14.126|
clock_27mhz      |analyzer4_clock  |   10.765|
clock_27mhz      |tv_in_clock      |   20.369|
tv_in_line_clock1|analyzer3_clock  |   15.232|
tv_in_ycrcb<16>  |analyzer1_data<7>|   19.135|
tv_in_ycrcb<17>  |analyzer1_data<8>|   15.819|
-----------------+-----------------+---------+


Analysis completed Tue Nov 29 16:59:01 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



