# CompOrgProject
Just a processor. Nothing crazy. 
__________
TO-DO:
__________

1.

Make a Verilog file for each component

Write an assembly language for this

Write the datapath in Verilog

Make a testbench with the assembly code for the benchmarks in the project description

1a. 
Implement everything on that table he gave us. 

1b. 
Implement a data cache split into two rows with a cell size of 16 bits each. See the table. 

And then any extra credit y'all feel up to 
_____________________________________________________

Specs: 

We're group 19. 

Word Size: 32 bits
Main Memory Size: 1 Gibibyte.
Main Memory Organization: 256Mi x 16.
Max number of bits to be used by L1 cache: 600,000.
Additional Addressing Mode: Immediate

______________________________________________________

The coin flip says we're doing Big Endian addressing. 


_______________________________________
Icarus Verilog notes: 

compiling: iverilog -o [outputName] [file1] [file2] [...]

running: vvp [outputName]





