<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:27.858+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'mux_42_32_1_1' is changed to 'mux_42_32_1_1_x' due to conflict." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:27.184+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.375+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.2' to 'decision_function_2'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.361+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.3' to 'decision_function_3'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.359+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.4' to 'decision_function_4'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.357+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.5' to 'decision_function_5'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.355+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.6' to 'decision_function_6'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.353+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'decision_function.7' to 'decision_function_7'." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:24.350+0200" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:23.420+0200" type="Warning"/>
        <logs message="WARNING: [HLS 207-5565] '#pragma HLS unroll' can only be applied inside loop body (firmware/myproject.cpp:9:9)" projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:16.871+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="myproject_prj" solutionName="solution1" date="2022-06-23T23:59:59.043+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
