+define+VERMON 
-y ../rtl/include
../rtl/axi2apb_wrap.sv 
../rtl/axi_mem_if_SP_wrap.sv 
../rtl/axi_node_intf_wrap.sv 
../rtl/axi_slice_wrap.sv 
../rtl/axi_spi_slave_wrap.sv 
../rtl/boot_code.sv 
../rtl/boot_rom_wrap.sv 
../rtl/clk_rst_gen.sv 
../rtl/core2axi.sv 
../rtl/core_region.sv 
../rtl/dp_ram_wrap.sv 
../rtl/instr_ram_wrap.sv 
../rtl/peripherals.sv 
../rtl/ram_mux.sv 
../rtl/sp_ram_wrap.sv 
../rtl/top.sv 
../rtl/components/cluster_clock_gating.sv 
../rtl/components/cluster_clock_inverter.sv 
../rtl/components/cluster_clock_mux2.sv 
../rtl/components/dp_ram.sv 
../rtl/components/generic_fifo.sv 
../rtl/components/pulp_clock_inverter.sv 
../rtl/components/pulp_clock_mux2.sv 
../rtl/components/rstgen.sv 
../rtl/components/sp_ram.sv 
../rtl/include/axi_bus.sv
../rtl/include/config.sv

-y ../ips/adv_dbg_if/rtl
../ips/adv_dbg_if/rtl/adbg_axi_defines.v 
../ips/adv_dbg_if/rtl/adbg_crc32.v 
../ips/adv_dbg_if/rtl/adbg_defines.v 
../ips/adv_dbg_if/rtl/adbg_or1k_defines.v 
../ips/adv_dbg_if/rtl/adbg_tap_defines.v 
../ips/adv_dbg_if/rtl/adbg_tap_top.v 
../ips/adv_dbg_if/rtl/bytefifo.v 
../ips/adv_dbg_if/rtl/syncflop.v 
../ips/adv_dbg_if/rtl/syncreg.v
../ips/adv_dbg_if/rtl/adbg_axionly_top.sv 
../ips/adv_dbg_if/rtl/adbg_axi_biu.sv 
../ips/adv_dbg_if/rtl/adbg_axi_module.sv 
../ips/adv_dbg_if/rtl/adbg_or1k_biu.sv 
../ips/adv_dbg_if/rtl/adbg_or1k_module.sv 
../ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv 
../ips/adv_dbg_if/rtl/adbg_top.sv 
../ips/adv_dbg_if/rtl/adv_dbg_if.sv

-y ../ips/apb/apb_event_unit/include
../ips/apb/apb_event_unit/apb_event_unit.sv 
../ips/apb/apb_event_unit/generic_service_unit.sv 
../ips/apb/apb_event_unit/sleep_unit.sv 
../ips/apb/apb_event_unit/include/defines_event_unit.sv 

../ips/apb/apb_fll_if/apb_fll_if.sv

../ips/apb/apb_gpio/apb_gpio.sv

-y ../ips/apb/apb_i2c
../ips/apb/apb_i2c/apb_i2c.sv 
../ips/apb/apb_i2c/i2c_master_bit_ctrl.sv 
../ips/apb/apb_i2c/i2c_master_byte_ctrl.sv 
../ips/apb/apb_i2c/i2c_master_defines.sv 

../ips/apb/apb_pulpino/apb_pulpino.sv

../ips/apb/apb_spi_master/apb_spi_master.sv 
../ips/apb/apb_spi_master/spi_master_apb_if.sv 
../ips/apb/apb_spi_master/spi_master_clkgen.sv 
../ips/apb/apb_spi_master/spi_master_controller.sv 
../ips/apb/apb_spi_master/spi_master_fifo.sv 
../ips/apb/apb_spi_master/spi_master_rx.sv 
../ips/apb/apb_spi_master/spi_master_tx.sv 


../ips/apb/apb_timer/apb_timer.sv 
../ips/apb/apb_timer/timer.sv

../ips/axi/axi_mem_if_dp/axi_mem_if_DP.sv 
../ips/axi/axi_mem_if_dp/axi_mem_if_DP_hybr.sv 
../ips/axi/axi_mem_if_dp/axi_mem_if_SP.sv 
../ips/axi/axi_mem_if_dp/axi_read_only_ctrl.sv 
../ips/axi/axi_mem_if_dp/axi_write_only_ctrl.sv

-y ../ips/axi/axi_node
../ips/axi/axi_node/apb_regs_top.sv 
../ips/axi/axi_node/axi_address_decoder_AR.sv 
../ips/axi/axi_node/axi_address_decoder_AW.sv 
../ips/axi/axi_node/axi_address_decoder_BR.sv 
../ips/axi/axi_node/axi_address_decoder_BW.sv 
../ips/axi/axi_node/axi_address_decoder_DW.sv 
../ips/axi/axi_node/axi_ArbitrationTree.sv 
../ips/axi/axi_node/axi_AR_allocator.sv 
../ips/axi/axi_node/axi_AW_allocator.sv 
../ips/axi/axi_node/axi_BR_allocator.sv 
../ips/axi/axi_node/axi_BW_allocator.sv 
../ips/axi/axi_node/axi_DW_allocator.sv 
../ips/axi/axi_node/axi_FanInPrimitive_Req.sv 
../ips/axi/axi_node/axi_multiplexer.sv 
../ips/axi/axi_node/axi_node.sv 
../ips/axi/axi_node/axi_node_wrap.sv 
../ips/axi/axi_node/axi_node_wrap_with_slices.sv 
../ips/axi/axi_node/axi_regs_top.sv 
../ips/axi/axi_node/axi_request_block.sv 
../ips/axi/axi_node/axi_response_block.sv 
../ips/axi/axi_node/axi_RR_Flag_Req.sv

../ips/axi/axi_slice/axi_ar_buffer.sv 
../ips/axi/axi_slice/axi_aw_buffer.sv 
../ips/axi/axi_slice/axi_buffer.sv 
../ips/axi/axi_slice/axi_b_buffer.sv 
../ips/axi/axi_slice/axi_r_buffer.sv 
../ips/axi/axi_slice/axi_slice.sv 
../ips/axi/axi_slice/axi_w_buffer.sv

../ips/axi/axi_slice_dc/dc_data_buffer.v 
../ips/axi/axi_slice_dc/dc_full_detector.v 
../ips/axi/axi_slice_dc/dc_synchronizer.v 
../ips/axi/axi_slice_dc/dc_token_ring.v 
../ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v 
../ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v 
../ips/axi/axi_slice_dc/axi_slice_dc_master.sv
../ips/axi/axi_slice_dc/axi_slice_dc_slave.sv

../ips/axi/axi_spi_master/axi_spi_master.sv 
../ips/axi/axi_spi_master/spi_master_axi_if.sv 

../ips/axi/axi_spi_slave/axi_spi_slave.sv 
../ips/axi/axi_spi_slave/spi_slave_axi_plug.sv 
../ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv 
../ips/axi/axi_spi_slave/spi_slave_controller.sv 
../ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv 
../ips/axi/axi_spi_slave/spi_slave_regs.sv 
../ips/axi/axi_spi_slave/spi_slave_rx.sv 
../ips/axi/axi_spi_slave/spi_slave_syncro.sv 
../ips/axi/axi_spi_slave/spi_slave_tx.sv 

../ips/axi/axi2apb/axi2apb.sv 
../ips/axi/axi2apb/axi2apb_cmd.sv 
../ips/axi/axi2apb/axi2apb_ctrl.sv 
../ips/axi/axi2apb/axi2apb_mux.sv 
../ips/axi/axi2apb/axi2apb_rd.sv 
../ips/axi/axi2apb/axi2apb_wr.sv 
../ips/axi/axi2apb/AXI_2_APB.sv 
../ips/axi/axi2apb/prgen_fifo.sv 

-y ../ips/riscv/include
../ips/riscv/alu.sv 
../ips/riscv/compressed_decoder.sv 
../ips/riscv/controller.sv 
../ips/riscv/cs_registers.sv 
../ips/riscv/debug_unit.sv 
../ips/riscv/decoder.sv 
../ips/riscv/exc_controller.sv 
../ips/riscv/ex_stage.sv 
../ips/riscv/hwloop_controller.sv 
../ips/riscv/hwloop_regs.sv 
../ips/riscv/id_stage.sv 
../ips/riscv/if_stage.sv 
../ips/riscv/load_store_unit.sv 
../ips/riscv/mult.sv 
../ips/riscv/prefetch_buffer.sv 
../ips/riscv/prefetch_L0_buffer.sv 
../ips/riscv/register_file_ff.sv 
../ips/riscv/riscv_core.sv 
../ips/riscv/include/riscv_defines.sv 

-y ../ips/apb/apb_uart2
../ips/apb/apb_uart2/uart.v
../ips/apb/apb_uart2/uart_periph.v

../jtagdpi/jtag_dpi.sv
../jtagdpi/topsim.sv