<stg><name>MixColumns64</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:0 %in_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_0

]]></Node>
<StgValue><ssdm name="in_0_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:1 %in_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_1

]]></Node>
<StgValue><ssdm name="in_1_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:2 %xor_ln52 = xor i8 %in_1_read, i8 %in_0_read

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:3 %in_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_2

]]></Node>
<StgValue><ssdm name="in_2_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:4 %xor_ln52_67 = xor i8 %in_2_read, i8 %xor_ln52

]]></Node>
<StgValue><ssdm name="xor_ln52_67"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:5 %in_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_3

]]></Node>
<StgValue><ssdm name="in_3_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:6 %xor_ln52_68 = xor i8 %in_3_read, i8 %xor_ln52_67

]]></Node>
<StgValue><ssdm name="xor_ln52_68"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:7 %shl_ln68 = shl i8 %xor_ln52, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:9 %select_ln55 = select i1 %tmp, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:10 %xor_ln55 = xor i8 %in_0_read, i8 %shl_ln68

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:11 %xor_ln55_67 = xor i8 %select_ln55, i8 %xor_ln52_68

]]></Node>
<StgValue><ssdm name="xor_ln55_67"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:12 %xor_ln55_68 = xor i8 %xor_ln55_67, i8 %xor_ln55

]]></Node>
<StgValue><ssdm name="xor_ln55_68"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:13 %xor_ln57 = xor i8 %in_2_read, i8 %in_1_read

]]></Node>
<StgValue><ssdm name="xor_ln57"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:14 %shl_ln68_91 = shl i8 %xor_ln57, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_91"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:15 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57, i32 7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:16 %select_ln59 = select i1 %tmp_91, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:17 %xor_ln59 = xor i8 %in_1_read, i8 %shl_ln68_91

]]></Node>
<StgValue><ssdm name="xor_ln59"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:18 %xor_ln59_67 = xor i8 %select_ln59, i8 %xor_ln52_68

]]></Node>
<StgValue><ssdm name="xor_ln59_67"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:19 %xor_ln59_68 = xor i8 %xor_ln59_67, i8 %xor_ln59

]]></Node>
<StgValue><ssdm name="xor_ln59_68"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:20 %xor_ln61 = xor i8 %in_3_read, i8 %in_2_read

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:21 %shl_ln68_92 = shl i8 %xor_ln61, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_92"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:22 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61, i32 7

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:23 %select_ln63 = select i1 %tmp_92, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:24 %xor_ln63 = xor i8 %in_3_read, i8 %xor_ln52

]]></Node>
<StgValue><ssdm name="xor_ln63"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:25 %xor_ln63_67 = xor i8 %shl_ln68_92, i8 %select_ln63

]]></Node>
<StgValue><ssdm name="xor_ln63_67"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:26 %xor_ln63_68 = xor i8 %xor_ln63_67, i8 %xor_ln63

]]></Node>
<StgValue><ssdm name="xor_ln63_68"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:27 %xor_ln65 = xor i8 %in_3_read, i8 %in_0_read

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:28 %shl_ln68_93 = shl i8 %xor_ln65, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_93"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:29 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65, i32 7

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:30 %select_ln67 = select i1 %tmp_93, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:31 %xor_ln67 = xor i8 %xor_ln52_67, i8 %select_ln67

]]></Node>
<StgValue><ssdm name="xor_ln67"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:32 %xor_ln67_43 = xor i8 %xor_ln67, i8 %shl_ln68_93

]]></Node>
<StgValue><ssdm name="xor_ln67_43"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:33 %in_4_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_4

]]></Node>
<StgValue><ssdm name="in_4_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:34 %in_5_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_5

]]></Node>
<StgValue><ssdm name="in_5_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:35 %xor_ln52_69 = xor i8 %in_5_read, i8 %in_4_read

]]></Node>
<StgValue><ssdm name="xor_ln52_69"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:36 %in_6_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_6

]]></Node>
<StgValue><ssdm name="in_6_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:37 %xor_ln52_70 = xor i8 %in_6_read, i8 %xor_ln52_69

]]></Node>
<StgValue><ssdm name="xor_ln52_70"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:38 %in_7_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_7

]]></Node>
<StgValue><ssdm name="in_7_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:39 %xor_ln52_71 = xor i8 %in_7_read, i8 %xor_ln52_70

]]></Node>
<StgValue><ssdm name="xor_ln52_71"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:40 %shl_ln68_94 = shl i8 %xor_ln52_69, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_94"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:41 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52_69, i32 7

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:42 %select_ln55_19 = select i1 %tmp_94, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln55_19"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:43 %xor_ln55_69 = xor i8 %in_4_read, i8 %shl_ln68_94

]]></Node>
<StgValue><ssdm name="xor_ln55_69"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:44 %xor_ln55_70 = xor i8 %select_ln55_19, i8 %xor_ln52_71

]]></Node>
<StgValue><ssdm name="xor_ln55_70"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:45 %xor_ln55_71 = xor i8 %xor_ln55_70, i8 %xor_ln55_69

]]></Node>
<StgValue><ssdm name="xor_ln55_71"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:46 %xor_ln57_19 = xor i8 %in_6_read, i8 %in_5_read

]]></Node>
<StgValue><ssdm name="xor_ln57_19"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:47 %shl_ln68_95 = shl i8 %xor_ln57_19, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_95"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:48 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:49 %select_ln59_19 = select i1 %tmp_95, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln59_19"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:50 %xor_ln59_69 = xor i8 %in_5_read, i8 %shl_ln68_95

]]></Node>
<StgValue><ssdm name="xor_ln59_69"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:51 %xor_ln59_70 = xor i8 %select_ln59_19, i8 %xor_ln52_71

]]></Node>
<StgValue><ssdm name="xor_ln59_70"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:52 %xor_ln59_71 = xor i8 %xor_ln59_70, i8 %xor_ln59_69

]]></Node>
<StgValue><ssdm name="xor_ln59_71"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:53 %xor_ln61_19 = xor i8 %in_7_read, i8 %in_6_read

]]></Node>
<StgValue><ssdm name="xor_ln61_19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:54 %shl_ln68_96 = shl i8 %xor_ln61_19, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_96"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:55 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:56 %select_ln63_19 = select i1 %tmp_96, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln63_19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:57 %xor_ln63_69 = xor i8 %in_7_read, i8 %xor_ln52_69

]]></Node>
<StgValue><ssdm name="xor_ln63_69"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:58 %xor_ln63_70 = xor i8 %shl_ln68_96, i8 %select_ln63_19

]]></Node>
<StgValue><ssdm name="xor_ln63_70"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:59 %xor_ln63_71 = xor i8 %xor_ln63_70, i8 %xor_ln63_69

]]></Node>
<StgValue><ssdm name="xor_ln63_71"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:60 %xor_ln65_19 = xor i8 %in_7_read, i8 %in_4_read

]]></Node>
<StgValue><ssdm name="xor_ln65_19"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:61 %shl_ln68_97 = shl i8 %xor_ln65_19, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_97"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:62 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:63 %select_ln67_19 = select i1 %tmp_97, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:64 %xor_ln67_44 = xor i8 %xor_ln52_70, i8 %select_ln67_19

]]></Node>
<StgValue><ssdm name="xor_ln67_44"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:65 %xor_ln67_45 = xor i8 %xor_ln67_44, i8 %shl_ln68_97

]]></Node>
<StgValue><ssdm name="xor_ln67_45"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:66 %in_8_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_8

]]></Node>
<StgValue><ssdm name="in_8_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:67 %in_9_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_9

]]></Node>
<StgValue><ssdm name="in_9_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:68 %xor_ln52_72 = xor i8 %in_9_read, i8 %in_8_read

]]></Node>
<StgValue><ssdm name="xor_ln52_72"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:69 %in_10_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_10

]]></Node>
<StgValue><ssdm name="in_10_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:70 %xor_ln52_73 = xor i8 %in_10_read, i8 %xor_ln52_72

]]></Node>
<StgValue><ssdm name="xor_ln52_73"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:71 %in_11_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_11

]]></Node>
<StgValue><ssdm name="in_11_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:72 %xor_ln52_74 = xor i8 %in_11_read, i8 %xor_ln52_73

]]></Node>
<StgValue><ssdm name="xor_ln52_74"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:73 %shl_ln68_98 = shl i8 %xor_ln52_72, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_98"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:74 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52_72, i32 7

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:75 %select_ln55_20 = select i1 %tmp_98, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln55_20"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:76 %xor_ln55_72 = xor i8 %in_8_read, i8 %shl_ln68_98

]]></Node>
<StgValue><ssdm name="xor_ln55_72"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:77 %xor_ln55_73 = xor i8 %select_ln55_20, i8 %xor_ln52_74

]]></Node>
<StgValue><ssdm name="xor_ln55_73"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:78 %xor_ln55_74 = xor i8 %xor_ln55_73, i8 %xor_ln55_72

]]></Node>
<StgValue><ssdm name="xor_ln55_74"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:79 %xor_ln57_20 = xor i8 %in_10_read, i8 %in_9_read

]]></Node>
<StgValue><ssdm name="xor_ln57_20"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:80 %shl_ln68_99 = shl i8 %xor_ln57_20, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_99"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:81 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:82 %select_ln59_20 = select i1 %tmp_99, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln59_20"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:83 %xor_ln59_72 = xor i8 %in_9_read, i8 %shl_ln68_99

]]></Node>
<StgValue><ssdm name="xor_ln59_72"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:84 %xor_ln59_73 = xor i8 %select_ln59_20, i8 %xor_ln52_74

]]></Node>
<StgValue><ssdm name="xor_ln59_73"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:85 %xor_ln59_74 = xor i8 %xor_ln59_73, i8 %xor_ln59_72

]]></Node>
<StgValue><ssdm name="xor_ln59_74"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:86 %xor_ln61_20 = xor i8 %in_11_read, i8 %in_10_read

]]></Node>
<StgValue><ssdm name="xor_ln61_20"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:87 %shl_ln68_100 = shl i8 %xor_ln61_20, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_100"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:88 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:89 %select_ln63_20 = select i1 %tmp_100, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln63_20"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:90 %xor_ln63_72 = xor i8 %in_11_read, i8 %xor_ln52_72

]]></Node>
<StgValue><ssdm name="xor_ln63_72"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:91 %xor_ln63_73 = xor i8 %shl_ln68_100, i8 %select_ln63_20

]]></Node>
<StgValue><ssdm name="xor_ln63_73"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:92 %xor_ln63_74 = xor i8 %xor_ln63_73, i8 %xor_ln63_72

]]></Node>
<StgValue><ssdm name="xor_ln63_74"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:93 %xor_ln65_20 = xor i8 %in_11_read, i8 %in_8_read

]]></Node>
<StgValue><ssdm name="xor_ln65_20"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:94 %shl_ln68_101 = shl i8 %xor_ln65_20, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_101"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:95 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:96 %select_ln67_20 = select i1 %tmp_101, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_20"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:97 %xor_ln67_46 = xor i8 %xor_ln52_73, i8 %select_ln67_20

]]></Node>
<StgValue><ssdm name="xor_ln67_46"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:98 %xor_ln67_47 = xor i8 %xor_ln67_46, i8 %shl_ln68_101

]]></Node>
<StgValue><ssdm name="xor_ln67_47"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:99 %in_12_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_12

]]></Node>
<StgValue><ssdm name="in_12_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:100 %in_13_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_13

]]></Node>
<StgValue><ssdm name="in_13_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:101 %xor_ln52_75 = xor i8 %in_13_read, i8 %in_12_read

]]></Node>
<StgValue><ssdm name="xor_ln52_75"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:102 %in_14_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_14

]]></Node>
<StgValue><ssdm name="in_14_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:103 %xor_ln52_76 = xor i8 %in_14_read, i8 %xor_ln52_75

]]></Node>
<StgValue><ssdm name="xor_ln52_76"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:104 %in_15_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %in_15

]]></Node>
<StgValue><ssdm name="in_15_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:105 %xor_ln52_77 = xor i8 %in_15_read, i8 %xor_ln52_76

]]></Node>
<StgValue><ssdm name="xor_ln52_77"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:106 %shl_ln68_102 = shl i8 %xor_ln52_75, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_102"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:107 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln52_75, i32 7

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:108 %select_ln55_21 = select i1 %tmp_102, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln55_21"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:109 %xor_ln55_75 = xor i8 %in_12_read, i8 %shl_ln68_102

]]></Node>
<StgValue><ssdm name="xor_ln55_75"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:110 %xor_ln55_76 = xor i8 %select_ln55_21, i8 %xor_ln52_77

]]></Node>
<StgValue><ssdm name="xor_ln55_76"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:111 %xor_ln55_77 = xor i8 %xor_ln55_76, i8 %xor_ln55_75

]]></Node>
<StgValue><ssdm name="xor_ln55_77"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:112 %xor_ln57_21 = xor i8 %in_14_read, i8 %in_13_read

]]></Node>
<StgValue><ssdm name="xor_ln57_21"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:113 %shl_ln68_103 = shl i8 %xor_ln57_21, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_103"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:114 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln57_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:115 %select_ln59_21 = select i1 %tmp_103, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln59_21"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:116 %xor_ln59_75 = xor i8 %in_13_read, i8 %shl_ln68_103

]]></Node>
<StgValue><ssdm name="xor_ln59_75"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:117 %xor_ln59_76 = xor i8 %select_ln59_21, i8 %xor_ln52_77

]]></Node>
<StgValue><ssdm name="xor_ln59_76"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:118 %xor_ln59_77 = xor i8 %xor_ln59_76, i8 %xor_ln59_75

]]></Node>
<StgValue><ssdm name="xor_ln59_77"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:119 %xor_ln61_21 = xor i8 %in_15_read, i8 %in_14_read

]]></Node>
<StgValue><ssdm name="xor_ln61_21"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:120 %shl_ln68_104 = shl i8 %xor_ln61_21, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_104"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:121 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln61_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:122 %select_ln63_21 = select i1 %tmp_104, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln63_21"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:123 %xor_ln63_75 = xor i8 %in_15_read, i8 %xor_ln52_75

]]></Node>
<StgValue><ssdm name="xor_ln63_75"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:124 %xor_ln63_76 = xor i8 %shl_ln68_104, i8 %select_ln63_21

]]></Node>
<StgValue><ssdm name="xor_ln63_76"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:125 %xor_ln63_77 = xor i8 %xor_ln63_76, i8 %xor_ln63_75

]]></Node>
<StgValue><ssdm name="xor_ln63_77"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:126 %xor_ln65_21 = xor i8 %in_15_read, i8 %in_12_read

]]></Node>
<StgValue><ssdm name="xor_ln65_21"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:127 %shl_ln68_105 = shl i8 %xor_ln65_21, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln68_105"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split.0:128 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln65_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:129 %select_ln67_21 = select i1 %tmp_105, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln67_21"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:130 %xor_ln67_48 = xor i8 %xor_ln52_76, i8 %select_ln67_21

]]></Node>
<StgValue><ssdm name="xor_ln67_48"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:131 %xor_ln67_49 = xor i8 %xor_ln67_48, i8 %shl_ln68_105

]]></Node>
<StgValue><ssdm name="xor_ln67_49"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:132 %mrv = insertvalue i128 <undef>, i8 %xor_ln55_68

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:133 %mrv_1 = insertvalue i128 %mrv, i8 %xor_ln59_68

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:134 %mrv_2 = insertvalue i128 %mrv_1, i8 %xor_ln63_68

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:135 %mrv_3 = insertvalue i128 %mrv_2, i8 %xor_ln67_43

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:136 %mrv_4 = insertvalue i128 %mrv_3, i8 %xor_ln55_71

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:137 %mrv_5 = insertvalue i128 %mrv_4, i8 %xor_ln59_71

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:138 %mrv_6 = insertvalue i128 %mrv_5, i8 %xor_ln63_71

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:139 %mrv_7 = insertvalue i128 %mrv_6, i8 %xor_ln67_45

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:140 %mrv_8 = insertvalue i128 %mrv_7, i8 %xor_ln55_74

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:141 %mrv_9 = insertvalue i128 %mrv_8, i8 %xor_ln59_74

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:142 %mrv_10 = insertvalue i128 %mrv_9, i8 %xor_ln63_74

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:143 %mrv_11 = insertvalue i128 %mrv_10, i8 %xor_ln67_47

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:144 %mrv_12 = insertvalue i128 %mrv_11, i8 %xor_ln55_77

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:145 %mrv_13 = insertvalue i128 %mrv_12, i8 %xor_ln59_77

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:146 %mrv_14 = insertvalue i128 %mrv_13, i8 %xor_ln63_77

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="8">
<![CDATA[
.split.0:147 %mrv_s = insertvalue i128 %mrv_14, i8 %xor_ln67_49

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="128">
<![CDATA[
.split.0:148 %ret_ln69 = ret i128 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
