ARM GAS  /tmp/ccGJ4j87.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB133:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccGJ4j87.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_CAN_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  /tmp/ccGJ4j87.s 			page 3


  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_CAN_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_9);
 100:Core/Src/main.c ****     HAL_Delay(200);
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****   }
 105:Core/Src/main.c ****   /* USER CODE END 3 */
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief System Clock Configuration
 110:Core/Src/main.c ****   * @retval None
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** void SystemClock_Config(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 118:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 126:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 127:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     Error_Handler();
 130:Core/Src/main.c ****   }
 131:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
ARM GAS  /tmp/ccGJ4j87.s 			page 4


 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief CAN Initialization Function
 148:Core/Src/main.c ****   * @param None
 149:Core/Src/main.c ****   * @retval None
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c **** static void MX_CAN_Init(void)
 152:Core/Src/main.c **** {
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 0 */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* USER CODE END CAN_Init 0 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 1 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE END CAN_Init 1 */
 161:Core/Src/main.c ****   hcan.Instance = CAN;
 162:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 163:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 164:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 165:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 166:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 167:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 168:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 169:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 170:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 171:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 172:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 173:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     Error_Handler();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 2 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* USER CODE END CAN_Init 2 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****   * @brief GPIO Initialization Function
 185:Core/Src/main.c ****   * @param None
 186:Core/Src/main.c ****   * @retval None
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c **** static void MX_GPIO_Init(void)
 189:Core/Src/main.c **** {
  28              		.loc 1 189 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
ARM GAS  /tmp/ccGJ4j87.s 			page 5


 190:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 190 3 view .LVU1
  42              		.loc 1 190 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 193:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  49              		.loc 1 193 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 193 3 view .LVU4
  52              		.loc 1 193 3 view .LVU5
  53 0010 1C4B     		ldr	r3, .L3
  54 0012 5A69     		ldr	r2, [r3, #20]
  55 0014 42F48002 		orr	r2, r2, #4194304
  56 0018 5A61     		str	r2, [r3, #20]
  57              		.loc 1 193 3 view .LVU6
  58 001a 5A69     		ldr	r2, [r3, #20]
  59 001c 02F48002 		and	r2, r2, #4194304
  60 0020 0192     		str	r2, [sp, #4]
  61              		.loc 1 193 3 view .LVU7
  62 0022 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              		.loc 1 193 3 view .LVU8
 194:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  65              		.loc 1 194 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 194 3 view .LVU10
  68              		.loc 1 194 3 view .LVU11
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 42F40012 		orr	r2, r2, #2097152
  71 002a 5A61     		str	r2, [r3, #20]
  72              		.loc 1 194 3 view .LVU12
  73 002c 5A69     		ldr	r2, [r3, #20]
  74 002e 02F40012 		and	r2, r2, #2097152
  75 0032 0292     		str	r2, [sp, #8]
  76              		.loc 1 194 3 view .LVU13
  77 0034 029A     		ldr	r2, [sp, #8]
  78              	.LBE5:
  79              		.loc 1 194 3 view .LVU14
 195:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 195 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 195 3 view .LVU16
  83              		.loc 1 195 3 view .LVU17
  84 0036 5A69     		ldr	r2, [r3, #20]
  85 0038 42F40032 		orr	r2, r2, #131072
  86 003c 5A61     		str	r2, [r3, #20]
  87              		.loc 1 195 3 view .LVU18
  88 003e 5A69     		ldr	r2, [r3, #20]
  89 0040 02F40032 		and	r2, r2, #131072
  90 0044 0392     		str	r2, [sp, #12]
  91              		.loc 1 195 3 view .LVU19
ARM GAS  /tmp/ccGJ4j87.s 			page 6


  92 0046 039A     		ldr	r2, [sp, #12]
  93              	.LBE6:
  94              		.loc 1 195 3 view .LVU20
 196:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  95              		.loc 1 196 3 view .LVU21
  96              	.LBB7:
  97              		.loc 1 196 3 view .LVU22
  98              		.loc 1 196 3 view .LVU23
  99 0048 5A69     		ldr	r2, [r3, #20]
 100 004a 42F48022 		orr	r2, r2, #262144
 101 004e 5A61     		str	r2, [r3, #20]
 102              		.loc 1 196 3 view .LVU24
 103 0050 5B69     		ldr	r3, [r3, #20]
 104 0052 03F48023 		and	r3, r3, #262144
 105 0056 0493     		str	r3, [sp, #16]
 106              		.loc 1 196 3 view .LVU25
 107 0058 049B     		ldr	r3, [sp, #16]
 108              	.LBE7:
 109              		.loc 1 196 3 view .LVU26
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 199:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 110              		.loc 1 199 3 view .LVU27
 111 005a 0B4D     		ldr	r5, .L3+4
 112 005c 2246     		mov	r2, r4
 113 005e 4FF40071 		mov	r1, #512
 114 0062 2846     		mov	r0, r5
 115 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /*Configure GPIO pin : PE9 */
 202:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9;
 117              		.loc 1 202 3 view .LVU28
 118              		.loc 1 202 23 is_stmt 0 view .LVU29
 119 0068 4FF40073 		mov	r3, #512
 120 006c 0593     		str	r3, [sp, #20]
 203:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 203 3 is_stmt 1 view .LVU30
 122              		.loc 1 203 24 is_stmt 0 view .LVU31
 123 006e 0123     		movs	r3, #1
 124 0070 0693     		str	r3, [sp, #24]
 204:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 204 3 is_stmt 1 view .LVU32
 126              		.loc 1 204 24 is_stmt 0 view .LVU33
 127 0072 0794     		str	r4, [sp, #28]
 205:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 205 3 is_stmt 1 view .LVU34
 129              		.loc 1 205 25 is_stmt 0 view .LVU35
 130 0074 0894     		str	r4, [sp, #32]
 206:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 131              		.loc 1 206 3 is_stmt 1 view .LVU36
 132 0076 05A9     		add	r1, sp, #20
 133 0078 2846     		mov	r0, r5
 134 007a FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
 207:Core/Src/main.c **** 
 208:Core/Src/main.c **** }
ARM GAS  /tmp/ccGJ4j87.s 			page 7


 136              		.loc 1 208 1 is_stmt 0 view .LVU37
 137 007e 0BB0     		add	sp, sp, #44
 138              	.LCFI2:
 139              		.cfi_def_cfa_offset 12
 140              		@ sp needed
 141 0080 30BD     		pop	{r4, r5, pc}
 142              	.L4:
 143 0082 00BF     		.align	2
 144              	.L3:
 145 0084 00100240 		.word	1073876992
 146 0088 00100048 		.word	1207963648
 147              		.cfi_endproc
 148              	.LFE133:
 150              		.section	.text.Error_Handler,"ax",%progbits
 151              		.align	1
 152              		.global	Error_Handler
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 156              		.fpu fpv4-sp-d16
 158              	Error_Handler:
 159              	.LFB134:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /* USER CODE END 4 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** /**
 215:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 216:Core/Src/main.c ****   * @retval None
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c **** void Error_Handler(void)
 219:Core/Src/main.c **** {
 160              		.loc 1 219 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ Volatile: function does not return.
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 220:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 221:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 222:Core/Src/main.c ****   __disable_irq();
 166              		.loc 1 222 3 view .LVU39
 167              	.LBB8:
 168              	.LBI8:
 169              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/ccGJ4j87.s 			page 8


  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccGJ4j87.s 			page 9


  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  /tmp/ccGJ4j87.s 			page 10


 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 170              		.loc 2 140 27 view .LVU40
 171              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 172              		.loc 2 142 3 view .LVU41
 173              		.syntax unified
 174              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 175 0000 72B6     		cpsid i
 176              	@ 0 "" 2
 177              		.thumb
 178              		.syntax unified
 179              	.L6:
 180              	.LBE9:
 181              	.LBE8:
 223:Core/Src/main.c ****   while (1)
 182              		.loc 1 223 3 discriminator 1 view .LVU42
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****   }
 183              		.loc 1 225 3 discriminator 1 view .LVU43
 223:Core/Src/main.c ****   while (1)
 184              		.loc 1 223 9 discriminator 1 view .LVU44
 185 0002 FEE7     		b	.L6
 186              		.cfi_endproc
 187              	.LFE134:
 189              		.section	.text.MX_CAN_Init,"ax",%progbits
 190              		.align	1
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu fpv4-sp-d16
 196              	MX_CAN_Init:
 197              	.LFB132:
 152:Core/Src/main.c **** 
 198              		.loc 1 152 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202 0000 08B5     		push	{r3, lr}
 203              	.LCFI3:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 3, -8
 206              		.cfi_offset 14, -4
ARM GAS  /tmp/ccGJ4j87.s 			page 11


 161:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 207              		.loc 1 161 3 view .LVU46
 161:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 208              		.loc 1 161 17 is_stmt 0 view .LVU47
 209 0002 0B48     		ldr	r0, .L11
 210 0004 0B4B     		ldr	r3, .L11+4
 211 0006 0360     		str	r3, [r0]
 162:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 212              		.loc 1 162 3 is_stmt 1 view .LVU48
 162:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 213              		.loc 1 162 23 is_stmt 0 view .LVU49
 214 0008 1023     		movs	r3, #16
 215 000a 4360     		str	r3, [r0, #4]
 163:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 216              		.loc 1 163 3 is_stmt 1 view .LVU50
 163:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 217              		.loc 1 163 18 is_stmt 0 view .LVU51
 218 000c 0023     		movs	r3, #0
 219 000e 8360     		str	r3, [r0, #8]
 164:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 220              		.loc 1 164 3 is_stmt 1 view .LVU52
 164:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 221              		.loc 1 164 27 is_stmt 0 view .LVU53
 222 0010 C360     		str	r3, [r0, #12]
 165:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 223              		.loc 1 165 3 is_stmt 1 view .LVU54
 165:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 224              		.loc 1 165 22 is_stmt 0 view .LVU55
 225 0012 0361     		str	r3, [r0, #16]
 166:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 226              		.loc 1 166 3 is_stmt 1 view .LVU56
 166:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 227              		.loc 1 166 22 is_stmt 0 view .LVU57
 228 0014 4361     		str	r3, [r0, #20]
 167:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 229              		.loc 1 167 3 is_stmt 1 view .LVU58
 167:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 230              		.loc 1 167 31 is_stmt 0 view .LVU59
 231 0016 0376     		strb	r3, [r0, #24]
 168:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 232              		.loc 1 168 3 is_stmt 1 view .LVU60
 168:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 233              		.loc 1 168 24 is_stmt 0 view .LVU61
 234 0018 4376     		strb	r3, [r0, #25]
 169:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 235              		.loc 1 169 3 is_stmt 1 view .LVU62
 169:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 236              		.loc 1 169 24 is_stmt 0 view .LVU63
 237 001a 8376     		strb	r3, [r0, #26]
 170:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 238              		.loc 1 170 3 is_stmt 1 view .LVU64
 170:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 239              		.loc 1 170 32 is_stmt 0 view .LVU65
 240 001c C376     		strb	r3, [r0, #27]
 171:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 241              		.loc 1 171 3 is_stmt 1 view .LVU66
 171:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
ARM GAS  /tmp/ccGJ4j87.s 			page 12


 242              		.loc 1 171 31 is_stmt 0 view .LVU67
 243 001e 0377     		strb	r3, [r0, #28]
 172:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 244              		.loc 1 172 3 is_stmt 1 view .LVU68
 172:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 245              		.loc 1 172 34 is_stmt 0 view .LVU69
 246 0020 4377     		strb	r3, [r0, #29]
 173:Core/Src/main.c ****   {
 247              		.loc 1 173 3 is_stmt 1 view .LVU70
 173:Core/Src/main.c ****   {
 248              		.loc 1 173 7 is_stmt 0 view .LVU71
 249 0022 FFF7FEFF 		bl	HAL_CAN_Init
 250              	.LVL2:
 173:Core/Src/main.c ****   {
 251              		.loc 1 173 6 view .LVU72
 252 0026 00B9     		cbnz	r0, .L10
 181:Core/Src/main.c **** 
 253              		.loc 1 181 1 view .LVU73
 254 0028 08BD     		pop	{r3, pc}
 255              	.L10:
 175:Core/Src/main.c ****   }
 256              		.loc 1 175 5 is_stmt 1 view .LVU74
 257 002a FFF7FEFF 		bl	Error_Handler
 258              	.LVL3:
 259              	.L12:
 260 002e 00BF     		.align	2
 261              	.L11:
 262 0030 00000000 		.word	hcan
 263 0034 00640040 		.word	1073767424
 264              		.cfi_endproc
 265              	.LFE132:
 267              		.section	.text.SystemClock_Config,"ax",%progbits
 268              		.align	1
 269              		.global	SystemClock_Config
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	SystemClock_Config:
 276              	.LFB131:
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 277              		.loc 1 113 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 64
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281 0000 00B5     		push	{lr}
 282              	.LCFI4:
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 14, -4
 285 0002 91B0     		sub	sp, sp, #68
 286              	.LCFI5:
 287              		.cfi_def_cfa_offset 72
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 288              		.loc 1 114 3 view .LVU76
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 289              		.loc 1 114 22 is_stmt 0 view .LVU77
 290 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccGJ4j87.s 			page 13


 291 0006 0993     		str	r3, [sp, #36]
 292 0008 0B93     		str	r3, [sp, #44]
 293 000a 0C93     		str	r3, [sp, #48]
 115:Core/Src/main.c **** 
 294              		.loc 1 115 3 is_stmt 1 view .LVU78
 115:Core/Src/main.c **** 
 295              		.loc 1 115 22 is_stmt 0 view .LVU79
 296 000c 0193     		str	r3, [sp, #4]
 297 000e 0293     		str	r3, [sp, #8]
 298 0010 0393     		str	r3, [sp, #12]
 299 0012 0493     		str	r3, [sp, #16]
 300 0014 0593     		str	r3, [sp, #20]
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 301              		.loc 1 120 3 is_stmt 1 view .LVU80
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 302              		.loc 1 120 36 is_stmt 0 view .LVU81
 303 0016 0121     		movs	r1, #1
 304 0018 0691     		str	r1, [sp, #24]
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 305              		.loc 1 121 3 is_stmt 1 view .LVU82
 121:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 306              		.loc 1 121 30 is_stmt 0 view .LVU83
 307 001a 4FF48032 		mov	r2, #65536
 308 001e 0792     		str	r2, [sp, #28]
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 309              		.loc 1 122 3 is_stmt 1 view .LVU84
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 310              		.loc 1 122 36 is_stmt 0 view .LVU85
 311 0020 0893     		str	r3, [sp, #32]
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 312              		.loc 1 123 3 is_stmt 1 view .LVU86
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 313              		.loc 1 123 30 is_stmt 0 view .LVU87
 314 0022 0A91     		str	r1, [sp, #40]
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 315              		.loc 1 124 3 is_stmt 1 view .LVU88
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 316              		.loc 1 124 34 is_stmt 0 view .LVU89
 317 0024 0223     		movs	r3, #2
 318 0026 0D93     		str	r3, [sp, #52]
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 319              		.loc 1 125 3 is_stmt 1 view .LVU90
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 320              		.loc 1 125 35 is_stmt 0 view .LVU91
 321 0028 0E92     		str	r2, [sp, #56]
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 322              		.loc 1 126 3 is_stmt 1 view .LVU92
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 323              		.loc 1 126 32 is_stmt 0 view .LVU93
 324 002a 4FF4E013 		mov	r3, #1835008
 325 002e 0F93     		str	r3, [sp, #60]
 127:Core/Src/main.c ****   {
 326              		.loc 1 127 3 is_stmt 1 view .LVU94
 127:Core/Src/main.c ****   {
 327              		.loc 1 127 7 is_stmt 0 view .LVU95
 328 0030 06A8     		add	r0, sp, #24
 329 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  /tmp/ccGJ4j87.s 			page 14


 330              	.LVL4:
 127:Core/Src/main.c ****   {
 331              		.loc 1 127 6 view .LVU96
 332 0036 80B9     		cbnz	r0, .L17
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 333              		.loc 1 133 3 is_stmt 1 view .LVU97
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 334              		.loc 1 133 31 is_stmt 0 view .LVU98
 335 0038 0F23     		movs	r3, #15
 336 003a 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 337              		.loc 1 135 3 is_stmt 1 view .LVU99
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 338              		.loc 1 135 34 is_stmt 0 view .LVU100
 339 003c 0221     		movs	r1, #2
 340 003e 0291     		str	r1, [sp, #8]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 341              		.loc 1 136 3 is_stmt 1 view .LVU101
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 342              		.loc 1 136 35 is_stmt 0 view .LVU102
 343 0040 0023     		movs	r3, #0
 344 0042 0393     		str	r3, [sp, #12]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 345              		.loc 1 137 3 is_stmt 1 view .LVU103
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 346              		.loc 1 137 36 is_stmt 0 view .LVU104
 347 0044 4FF48062 		mov	r2, #1024
 348 0048 0492     		str	r2, [sp, #16]
 138:Core/Src/main.c **** 
 349              		.loc 1 138 3 is_stmt 1 view .LVU105
 138:Core/Src/main.c **** 
 350              		.loc 1 138 36 is_stmt 0 view .LVU106
 351 004a 0593     		str	r3, [sp, #20]
 140:Core/Src/main.c ****   {
 352              		.loc 1 140 3 is_stmt 1 view .LVU107
 140:Core/Src/main.c ****   {
 353              		.loc 1 140 7 is_stmt 0 view .LVU108
 354 004c 01A8     		add	r0, sp, #4
 355 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 356              	.LVL5:
 140:Core/Src/main.c ****   {
 357              		.loc 1 140 6 view .LVU109
 358 0052 20B9     		cbnz	r0, .L18
 144:Core/Src/main.c **** 
 359              		.loc 1 144 1 view .LVU110
 360 0054 11B0     		add	sp, sp, #68
 361              	.LCFI6:
 362              		.cfi_remember_state
 363              		.cfi_def_cfa_offset 4
 364              		@ sp needed
 365 0056 5DF804FB 		ldr	pc, [sp], #4
 366              	.L17:
 367              	.LCFI7:
 368              		.cfi_restore_state
 129:Core/Src/main.c ****   }
 369              		.loc 1 129 5 is_stmt 1 view .LVU111
 370 005a FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccGJ4j87.s 			page 15


 371              	.LVL6:
 372              	.L18:
 142:Core/Src/main.c ****   }
 373              		.loc 1 142 5 view .LVU112
 374 005e FFF7FEFF 		bl	Error_Handler
 375              	.LVL7:
 376              		.cfi_endproc
 377              	.LFE131:
 379              		.section	.text.main,"ax",%progbits
 380              		.align	1
 381              		.global	main
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 385              		.fpu fpv4-sp-d16
 387              	main:
 388              	.LFB130:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 389              		.loc 1 67 1 view -0
 390              		.cfi_startproc
 391              		@ Volatile: function does not return.
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 08B5     		push	{r3, lr}
 395              	.LCFI8:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 3, -8
 398              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 399              		.loc 1 75 3 view .LVU114
 400 0002 FFF7FEFF 		bl	HAL_Init
 401              	.LVL8:
  82:Core/Src/main.c **** 
 402              		.loc 1 82 3 view .LVU115
 403 0006 FFF7FEFF 		bl	SystemClock_Config
 404              	.LVL9:
  89:Core/Src/main.c ****   MX_CAN_Init();
 405              		.loc 1 89 3 view .LVU116
 406 000a FFF7FEFF 		bl	MX_GPIO_Init
 407              	.LVL10:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 408              		.loc 1 90 3 view .LVU117
 409 000e FFF7FEFF 		bl	MX_CAN_Init
 410              	.LVL11:
 411              	.L20:
  97:Core/Src/main.c ****   {
 412              		.loc 1 97 3 discriminator 1 view .LVU118
  99:Core/Src/main.c ****     HAL_Delay(200);
 413              		.loc 1 99 5 discriminator 1 view .LVU119
 414 0012 4FF40071 		mov	r1, #512
 415 0016 0348     		ldr	r0, .L22
 416 0018 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 417              	.LVL12:
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 418              		.loc 1 100 5 discriminator 1 view .LVU120
 419 001c C820     		movs	r0, #200
 420 001e FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/ccGJ4j87.s 			page 16


 421              	.LVL13:
  97:Core/Src/main.c ****   {
 422              		.loc 1 97 9 discriminator 1 view .LVU121
 423 0022 F6E7     		b	.L20
 424              	.L23:
 425              		.align	2
 426              	.L22:
 427 0024 00100048 		.word	1207963648
 428              		.cfi_endproc
 429              	.LFE130:
 431              		.comm	hcan,40,4
 432              		.text
 433              	.Letext0:
 434              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 435              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 436              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 437              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 438              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 439              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 440              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 441              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 442              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 443              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccGJ4j87.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccGJ4j87.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccGJ4j87.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccGJ4j87.s:145    .text.MX_GPIO_Init:0000000000000084 $d
     /tmp/ccGJ4j87.s:151    .text.Error_Handler:0000000000000000 $t
     /tmp/ccGJ4j87.s:158    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccGJ4j87.s:190    .text.MX_CAN_Init:0000000000000000 $t
     /tmp/ccGJ4j87.s:196    .text.MX_CAN_Init:0000000000000000 MX_CAN_Init
     /tmp/ccGJ4j87.s:262    .text.MX_CAN_Init:0000000000000030 $d
                            *COM*:0000000000000028 hcan
     /tmp/ccGJ4j87.s:268    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccGJ4j87.s:275    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccGJ4j87.s:380    .text.main:0000000000000000 $t
     /tmp/ccGJ4j87.s:387    .text.main:0000000000000000 main
     /tmp/ccGJ4j87.s:427    .text.main:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_CAN_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
