{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733341531759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733341531759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:45:31 2024 " "Processing started: Wed Dec 04 14:45:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733341531759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733341531759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733341531759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733341532086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "C:/UART-Project/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532443 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/UART-Project/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficlightcontroller-struc " "Found design unit 1: trafficlightcontroller-struc" {  } { { "trafficlightcontroller.vhd" "" { Text "C:/UART-Project/trafficlightcontroller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532445 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficlightcontroller " "Found entity 1: trafficlightcontroller" {  } { { "trafficlightcontroller.vhd" "" { Text "C:/UART-Project/trafficlightcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-struc " "Found design unit 1: timer-struc" {  } { { "timer.vhd" "" { Text "C:/UART-Project/timer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532448 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/UART-Project/timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitaddersubtractor-struc " "Found design unit 1: nbitaddersubtractor-struc" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/UART-Project/nbitaddersubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532450 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitaddersubtractor " "Found entity 1: nbitaddersubtractor" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/UART-Project/nbitaddersubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behav " "Found design unit 1: fulladder-behav" {  } { { "fulladder.vhd" "" { Text "C:/UART-Project/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532451 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/UART-Project/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmController-rtl " "Found design unit 1: fsmController-rtl" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532453 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmController " "Found entity 1: fsmController" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitcounter-rtl " "Found design unit 1: fourbitcounter-rtl" {  } { { "fourbitcounter.vhd" "" { Text "C:/UART-Project/fourbitcounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532455 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitcounter " "Found entity 1: fourbitcounter" {  } { { "fourbitcounter.vhd" "" { Text "C:/UART-Project/fourbitcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitcomparator-RTL " "Found design unit 1: fourbitcomparator-RTL" {  } { { "fourbitcomparator.vhd" "" { Text "C:/UART-Project/fourbitcomparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532457 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitcomparator " "Found entity 1: fourbitcomparator" {  } { { "fourbitcomparator.vhd" "" { Text "C:/UART-Project/fourbitcomparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter_control-rtl " "Found design unit 1: transmitter_control-rtl" {  } { { "transmitter_control.vhd" "" { Text "C:/UART-Project/transmitter_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532459 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter_control " "Found entity 1: transmitter_control" {  } { { "transmitter_control.vhd" "" { Text "C:/UART-Project/transmitter_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-rtl " "Found design unit 1: transmitter-rtl" {  } { { "transmitter.vhd" "" { Text "C:/UART-Project/transmitter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532460 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhd" "" { Text "C:/UART-Project/transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threebitcounter-struc " "Found design unit 1: threebitcounter-struc" {  } { { "threebitcounter.vhd" "" { Text "C:/UART-Project/threebitcounter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532462 ""} { "Info" "ISGN_ENTITY_NAME" "1 threebitcounter " "Found entity 1: threebitcounter" {  } { { "threebitcounter.vhd" "" { Text "C:/UART-Project/threebitcounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "threebitadder.vhd" "" { Text "C:/UART-Project/threebitadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532464 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "threebitadder.vhd" "" { Text "C:/UART-Project/threebitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/UART-Project/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532466 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/UART-Project/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/UART-Project/onebitadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532468 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/UART-Project/onebitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit4to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebit4to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebit4to1mux-behav " "Found design unit 1: onebit4to1mux-behav" {  } { { "onebit4to1mux.vhd" "" { Text "C:/UART-Project/onebit4to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532470 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebit4to1mux " "Found entity 1: onebit4to1mux" {  } { { "onebit4to1mux.vhd" "" { Text "C:/UART-Project/onebit4to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitshiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitshiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitshiftreg-struc " "Found design unit 1: nbitshiftreg-struc" {  } { { "nbitshiftreg.vhd" "" { Text "C:/UART-Project/nbitshiftreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532471 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitshiftreg " "Found entity 1: nbitshiftreg" {  } { { "nbitshiftreg.vhd" "" { Text "C:/UART-Project/nbitshiftreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitreg-struc " "Found design unit 1: nbitreg-struc" {  } { { "nbitreg.vhd" "" { Text "C:/UART-Project/nbitreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532473 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitreg " "Found entity 1: nbitreg" {  } { { "nbitreg.vhd" "" { Text "C:/UART-Project/nbitreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcomparator-rtl " "Found design unit 1: nbitcomparator-rtl" {  } { { "nbitcomparator.vhd" "" { Text "C:/UART-Project/nbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532475 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcomparator " "Found entity 1: nbitcomparator" {  } { { "nbitcomparator.vhd" "" { Text "C:/UART-Project/nbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit8to1mux-behav " "Found design unit 1: nbit8to1mux-behav" {  } { { "nbit8to1mux.vhd" "" { Text "C:/UART-Project/nbit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532476 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit8to1mux " "Found entity 1: nbit8to1mux" {  } { { "nbit8to1mux.vhd" "" { Text "C:/UART-Project/nbit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit2to1mux-behav " "Found design unit 1: nbit2to1mux-behav" {  } { { "nbit2to1mux.vhd" "" { Text "C:/UART-Project/nbit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532478 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit2to1mux " "Found entity 1: nbit2to1mux" {  } { { "nbit2to1mux.vhd" "" { Text "C:/UART-Project/nbit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/UART-Project/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532480 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/UART-Project/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dividebyn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DividebyN-behav " "Found design unit 1: DividebyN-behav" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532482 ""} { "Info" "ISGN_ENTITY_NAME" "1 DividebyN " "Found entity 1: DividebyN" {  } { { "DividebyN.vhd" "" { Text "C:/UART-Project/DividebyN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategenerator-rtl " "Found design unit 1: baudrategenerator-rtl" {  } { { "baudrategenerator.vhd" "" { Text "C:/UART-Project/baudrategenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532484 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategenerator " "Found entity 1: baudrategenerator" {  } { { "baudrategenerator.vhd" "" { Text "C:/UART-Project/baudrategenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-rtl " "Found design unit 1: UART-rtl" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532485 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532487 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebit8to1mux-behav " "Found design unit 1: onebit8to1mux-behav" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532489 ""} { "Info" "ISGN_ENTITY_NAME" "1 onebit8to1mux " "Found entity 1: onebit8to1mux" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-behav " "Found design unit 1: edge_detect-behav" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532490 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.vhd" "" { Text "C:/UART-Project/edge_detect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_resettoone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_resettoone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_resetToOne-rtl " "Found design unit 1: enARdFF_resetToOne-rtl" {  } { { "enardFF_resetToOne.vhd" "" { Text "C:/UART-Project/enardFF_resetToOne.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532492 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_resetToOne " "Found entity 1: enARdFF_resetToOne" {  } { { "enardFF_resetToOne.vhd" "" { Text "C:/UART-Project/enardFF_resetToOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733341532492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733341532492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733341532524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_TDRE top_level.vhd(14) " "Verilog HDL or VHDL warning at top_level.vhd(14): object \"int_TDRE\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733341532525 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_block " "Elaborating entity \"UART\" for hierarchy \"UART:uart_block\"" {  } { { "top_level.vhd" "uart_block" { Text "C:/UART-Project/top_level.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_BClkx8 UART.vhd(13) " "Verilog HDL or VHDL warning at UART.vhd(13): object \"int_BClkx8\" assigned a value but never read" {  } { { "UART.vhd" "" { Text "C:/UART-Project/UART.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733341532548 "|top_level|UART:uart_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategenerator UART:uart_block\|baudrategenerator:baudrate " "Elaborating entity \"baudrategenerator\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\"" {  } { { "UART.vhd" "baudrate" { Text "C:/UART-Project/UART.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividebyN UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41 " "Elaborating entity \"DividebyN\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby41\"" {  } { { "baudrategenerator.vhd" "divby41" { Text "C:/UART-Project/baudrategenerator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividebyN UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0 " "Elaborating entity \"DividebyN\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby256_0\"" {  } { { "baudrategenerator.vhd" "divby256_0" { Text "C:/UART-Project/baudrategenerator.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit8to1mux UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux " "Elaborating entity \"onebit8to1mux\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\"" {  } { { "baudrategenerator.vhd" "mux" { Text "C:/UART-Project/baudrategenerator.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividebyN UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8 " "Elaborating entity \"DividebyN\" for hierarchy \"UART:uart_block\|baudrategenerator:baudrate\|DividebyN:divby8\"" {  } { { "baudrategenerator.vhd" "divby8" { Text "C:/UART-Project/baudrategenerator.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect UART:uart_block\|edge_detect:detect_inc " "Elaborating entity \"edge_detect\" for hierarchy \"UART:uart_block\|edge_detect:detect_inc\"" {  } { { "UART.vhd" "detect_inc" { Text "C:/UART-Project/UART.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_resetToOne UART:uart_block\|enARdFF_resetToOne:enable_tx " "Elaborating entity \"enARdFF_resetToOne\" for hierarchy \"UART:uart_block\|enARdFF_resetToOne:enable_tx\"" {  } { { "UART.vhd" "enable_tx" { Text "C:/UART-Project/UART.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter UART:uart_block\|transmitter:T " "Elaborating entity \"transmitter\" for hierarchy \"UART:uart_block\|transmitter:T\"" {  } { { "UART.vhd" "T" { Text "C:/UART-Project/UART.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg UART:uart_block\|transmitter:T\|nbitreg:TDR " "Elaborating entity \"nbitreg\" for hierarchy \"UART:uart_block\|transmitter:T\|nbitreg:TDR\"" {  } { { "transmitter.vhd" "TDR" { Text "C:/UART-Project/transmitter.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 UART:uart_block\|transmitter:T\|nbitreg:TDR\|enARdFF_2:\\reg:7:biti " "Elaborating entity \"enARdFF_2\" for hierarchy \"UART:uart_block\|transmitter:T\|nbitreg:TDR\|enARdFF_2:\\reg:7:biti\"" {  } { { "nbitreg.vhd" "\\reg:7:biti" { Text "C:/UART-Project/nbitreg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitshiftreg UART:uart_block\|transmitter:T\|nbitshiftreg:TSR " "Elaborating entity \"nbitshiftreg\" for hierarchy \"UART:uart_block\|transmitter:T\|nbitshiftreg:TSR\"" {  } { { "transmitter.vhd" "TSR" { Text "C:/UART-Project/transmitter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit4to1mux UART:uart_block\|transmitter:T\|nbitshiftreg:TSR\|onebit4to1mux:mux0 " "Elaborating entity \"onebit4to1mux\" for hierarchy \"UART:uart_block\|transmitter:T\|nbitshiftreg:TSR\|onebit4to1mux:mux0\"" {  } { { "nbitshiftreg.vhd" "mux0" { Text "C:/UART-Project/nbitshiftreg.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux UART:uart_block\|transmitter:T\|nbit2to1mux:boundmux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"UART:uart_block\|transmitter:T\|nbit2to1mux:boundmux\"" {  } { { "transmitter.vhd" "boundmux" { Text "C:/UART-Project/transmitter.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threebitcounter UART:uart_block\|transmitter:T\|threebitcounter:counter " "Elaborating entity \"threebitcounter\" for hierarchy \"UART:uart_block\|transmitter:T\|threebitcounter:counter\"" {  } { { "transmitter.vhd" "counter" { Text "C:/UART-Project/transmitter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitAdder UART:uart_block\|transmitter:T\|threebitcounter:counter\|threeBitAdder:adder " "Elaborating entity \"threeBitAdder\" for hierarchy \"UART:uart_block\|transmitter:T\|threebitcounter:counter\|threeBitAdder:adder\"" {  } { { "threebitcounter.vhd" "adder" { Text "C:/UART-Project/threebitcounter.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder UART:uart_block\|transmitter:T\|threebitcounter:counter\|threeBitAdder:adder\|oneBitAdder:add2 " "Elaborating entity \"oneBitAdder\" for hierarchy \"UART:uart_block\|transmitter:T\|threebitcounter:counter\|threeBitAdder:adder\|oneBitAdder:add2\"" {  } { { "threebitadder.vhd" "add2" { Text "C:/UART-Project/threebitadder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg UART:uart_block\|transmitter:T\|threebitcounter:counter\|nbitreg:reg " "Elaborating entity \"nbitreg\" for hierarchy \"UART:uart_block\|transmitter:T\|threebitcounter:counter\|nbitreg:reg\"" {  } { { "threebitcounter.vhd" "reg" { Text "C:/UART-Project/threebitcounter.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitcomparator UART:uart_block\|transmitter:T\|nbitcomparator:comparator " "Elaborating entity \"nbitcomparator\" for hierarchy \"UART:uart_block\|transmitter:T\|nbitcomparator:comparator\"" {  } { { "transmitter.vhd" "comparator" { Text "C:/UART-Project/transmitter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator UART:uart_block\|transmitter:T\|nbitcomparator:comparator\|oneBitComparator:comparatorMSB " "Elaborating entity \"oneBitComparator\" for hierarchy \"UART:uart_block\|transmitter:T\|nbitcomparator:comparator\|oneBitComparator:comparatorMSB\"" {  } { { "nbitcomparator.vhd" "comparatorMSB" { Text "C:/UART-Project/nbitcomparator.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter_control UART:uart_block\|transmitter:T\|transmitter_control:controller " "Elaborating entity \"transmitter_control\" for hierarchy \"UART:uart_block\|transmitter:T\|transmitter_control:controller\"" {  } { { "transmitter.vhd" "controller" { Text "C:/UART-Project/transmitter.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit8to1mux nbit8to1mux:mux " "Elaborating entity \"nbit8to1mux\" for hierarchy \"nbit8to1mux:mux\"" {  } { { "top_level.vhd" "mux" { Text "C:/UART-Project/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trafficlightcontroller trafficlightcontroller:lab3 " "Elaborating entity \"trafficlightcontroller\" for hierarchy \"trafficlightcontroller:lab3\"" {  } { { "top_level.vhd" "lab3" { Text "C:/UART-Project/top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer trafficlightcontroller:lab3\|timer:traffic_timer " "Elaborating entity \"timer\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\"" {  } { { "trafficlightcontroller.vhd" "traffic_timer" { Text "C:/UART-Project/trafficlightcontroller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcounter trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST " "Elaborating entity \"fourbitcounter\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\"" {  } { { "timer.vhd" "counterMST" { Text "C:/UART-Project/timer.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitaddersubtractor trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder " "Elaborating entity \"nbitaddersubtractor\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder\"" {  } { { "fourbitcounter.vhd" "adder" { Text "C:/UART-Project/fourbitcounter.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitaddersubtractor:adder\|fulladder:FA0\"" {  } { { "nbitaddersubtractor.vhd" "FA0" { Text "C:/UART-Project/nbitaddersubtractor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitreg trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitreg:reg " "Elaborating entity \"nbitreg\" for hierarchy \"trafficlightcontroller:lab3\|timer:traffic_timer\|fourbitcounter:counterMST\|nbitreg:reg\"" {  } { { "fourbitcounter.vhd" "reg" { Text "C:/UART-Project/fourbitcounter.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit2to1mux trafficlightcontroller:lab3\|nbit2to1mux:counter_mux " "Elaborating entity \"nbit2to1mux\" for hierarchy \"trafficlightcontroller:lab3\|nbit2to1mux:counter_mux\"" {  } { { "trafficlightcontroller.vhd" "counter_mux" { Text "C:/UART-Project/trafficlightcontroller.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitcomparator trafficlightcontroller:lab3\|fourbitcomparator:compare " "Elaborating entity \"fourbitcomparator\" for hierarchy \"trafficlightcontroller:lab3\|fourbitcomparator:compare\"" {  } { { "trafficlightcontroller.vhd" "compare" { Text "C:/UART-Project/trafficlightcontroller.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmController trafficlightcontroller:lab3\|fsmController:controller " "Elaborating entity \"fsmController\" for hierarchy \"trafficlightcontroller:lab3\|fsmController:controller\"" {  } { { "trafficlightcontroller.vhd" "controller" { Text "C:/UART-Project/trafficlightcontroller.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532643 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[0\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[0\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[1\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[1\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[2\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[2\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[3\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[3\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[4\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[4\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[5\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[5\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[6\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[6\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS_colour\[7\] fsmController.vhd(107) " "Inferred latch for \"SS_colour\[7\]\" at fsmController.vhd(107)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[0\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[0\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[1\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[1\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[2\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[2\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[3\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[3\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[4\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[4\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[5\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[5\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[6\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[6\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_colour\[7\] fsmController.vhd(103) " "Inferred latch for \"MS_colour\[7\]\" at fsmController.vhd(103)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel1 fsmController.vhd(101) " "Inferred latch for \"sel1\" at fsmController.vhd(101)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel2 fsmController.vhd(100) " "Inferred latch for \"sel2\" at fsmController.vhd(100)" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733341532644 "|top_level|trafficlightcontroller:lab3|fsmController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer trafficlightcontroller:lab3\|debouncer:sscs_debounce " "Elaborating entity \"debouncer\" for hierarchy \"trafficlightcontroller:lab3\|debouncer:sscs_debounce\"" {  } { { "trafficlightcontroller.vhd" "sscs_debounce" { Text "C:/UART-Project/trafficlightcontroller.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733341532647 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~0" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~1" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~2" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~3" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~4" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~5 " "Found clock multiplexer UART:uart_block\|baudrategenerator:baudrate\|onebit8to1mux:mux\|o~5" {  } { { "onebit8to1mux.vhd" "" { Text "C:/UART-Project/onebit8to1mux.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733341532815 "|top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~5"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1733341532815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[0\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[1\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[2\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[3\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|MS_colour\[4\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 103 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[0\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[0\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[1\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[1\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[2\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[2\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[3\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[3\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[4\] " "LATCH primitive \"trafficlightcontroller:lab3\|fsmController:controller\|SS_colour\[4\]\" is permanently enabled" {  } { { "fsmController.vhd" "" { Text "C:/UART-Project/fsmController.vhd" 107 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733341532907 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "enardFF_resetToOne.vhd" "" { Text "C:/UART-Project/enardFF_resetToOne.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733341533134 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733341533134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733341533260 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733341533388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733341533604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733341533604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[0\] " "No output dependent on input pin \"MSC\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733341533652 "|top_level|MSC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[1\] " "No output dependent on input pin \"MSC\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733341533652 "|top_level|MSC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[2\] " "No output dependent on input pin \"MSC\[2\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733341533652 "|top_level|MSC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSC\[3\] " "No output dependent on input pin \"MSC\[3\]\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733341533652 "|top_level|MSC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RxD " "No output dependent on input pin \"RxD\"" {  } { { "top_level.vhd" "" { Text "C:/UART-Project/top_level.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733341533652 "|top_level|RxD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733341533652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733341533653 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733341533653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733341533653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733341533653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733341533701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:45:33 2024 " "Processing ended: Wed Dec 04 14:45:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733341533701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733341533701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733341533701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733341533701 ""}
