Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 5e7b769046a546328d1d88de9bbfa98c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Fixed_tb_behav xil_defaultlib.Fixed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.fixed_tb_pkg
Compiling architecture rtl of entity xil_defaultlib.Fixed [fixed_default]
Compiling architecture rtl of entity xil_defaultlib.fixed_tb
Built simulation snapshot Fixed_tb_behav
