// Seed: 3662278063
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    output tri1 id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    input wor id_12,
    input tri1 id_13,
    input supply1 id_14,
    input supply0 id_15
);
  assign id_8 = -1;
  wire id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_6 = 32'd33
) (
    input tri1 id_0,
    input supply0 _id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 _id_6,
    input tri1 id_7
    , id_9
);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_5,
      id_3,
      id_7,
      id_0,
      id_2,
      id_5,
      id_4,
      id_7,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic [7:0][-1 : id_6] id_10;
  assign id_10[id_1] = 1;
endmodule
