--This file was auto-generated.
--Modifications might be lost.
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.AXIRegPkg.all;
use work.types.all;
use work.CM_Ctrl.all;
entity CM_interface is
  port (
    clk_axi          : in  std_logic;
    reset_axi_n      : in  std_logic;
    slave_readMOSI   : in  AXIReadMOSI;
    slave_readMISO   : out AXIReadMISO  := DefaultAXIReadMISO;
    slave_writeMOSI  : in  AXIWriteMOSI;
    slave_writeMISO  : out AXIWriteMISO := DefaultAXIWriteMISO;
    Mon              : in  CM_Mon_t;
    Ctrl             : out CM_Ctrl_t
    );
end entity CM_interface;
architecture behavioral of CM_interface is
  signal localAddress       : slv_32_t;
  signal localRdData        : slv_32_t;
  signal localRdData_latch  : slv_32_t;
  signal localWrData        : slv_32_t;
  signal localWrEn          : std_logic;
  signal localRdReq         : std_logic;
  signal localRdAck         : std_logic;


  signal reg_data :  slv32_array_t(integer range 0 to 36);
  constant Default_reg_data : slv32_array_t(integer range 0 to 36) := (others => x"00000000");
begin  -- architecture behavioral

  -------------------------------------------------------------------------------
  -- AXI 
  -------------------------------------------------------------------------------
  -------------------------------------------------------------------------------
  AXIRegBridge : entity work.axiLiteReg
    port map (
      clk_axi     => clk_axi,
      reset_axi_n => reset_axi_n,
      readMOSI    => slave_readMOSI,
      readMISO    => slave_readMISO,
      writeMOSI   => slave_writeMOSI,
      writeMISO   => slave_writeMISO,
      address     => localAddress,
      rd_data     => localRdData_latch,
      wr_data     => localWrData,
      write_en    => localWrEn,
      read_req    => localRdReq,
      read_ack    => localRdAck);

  latch_reads: process (clk_axi) is
  begin  -- process latch_reads
    if clk_axi'event and clk_axi = '1' then  -- rising clock edge
      if localRdReq = '1' then
        localRdData_latch <= localRdData;        
      end if;
    end if;
  end process latch_reads;
  reads: process (localRdReq,localAddress,reg_data) is
  begin  -- process reads
    localRdAck  <= '0';
    localRdData <= x"00000000";
    if localRdReq = '1' then
      localRdAck  <= '1';
      case localAddress(5 downto 0) is
        when x"0" =>
          localRdData( 0)            <=  reg_data( 0)( 0);                    --Tell CM uC to power-up
          localRdData( 1)            <=  reg_data( 0)( 1);                    --Tell CM uC to power-up the rest of the CM
          localRdData( 2)            <=  reg_data( 0)( 2);                    --Ignore power good from CM
          localRdData( 3)            <=  Mon.CM1.CTRL.PWR_GOOD;               --CM power is good
          localRdData( 7 downto  4)  <=  Mon.CM1.CTRL.STATE;                  --CM power up state
          localRdData( 8)            <=  reg_data( 0)( 8);                    --CM power is good
          localRdData( 9)            <=  Mon.CM1.CTRL.PWR_ENABLED;            --power is enabled
          localRdData(10)            <=  Mon.CM1.CTRL.IOS_ENABLED;            --IOs to CM are enabled
        when x"1" =>
          localRdData( 0)            <=  reg_data( 1)( 0);                    --Tell CM uC to power-up
          localRdData( 1)            <=  reg_data( 1)( 1);                    --Tell CM uC to power-up the rest of the CM
          localRdData( 2)            <=  reg_data( 1)( 2);                    --Ignore power good from CM
          localRdData( 3)            <=  Mon.CM2.CTRL.PWR_GOOD;               --CM power is good
          localRdData( 7 downto  4)  <=  Mon.CM2.CTRL.STATE;                  --CM power up state
          localRdData( 8)            <=  reg_data( 1)( 8);                    --CM power is good
          localRdData( 9)            <=  Mon.CM2.CTRL.PWR_ENABLED;            --power is enabled
          localRdData(10)            <=  Mon.CM2.CTRL.IOS_ENABLED;            --IOs to CM are enabled
        when x"22" =>
          localRdData( 0)            <=  Mon.CM2.C2C.CONFIG_ERROR;            --C2C config error
          localRdData( 1)            <=  Mon.CM2.C2C.LINK_ERROR;              --C2C link error
          localRdData( 2)            <=  Mon.CM2.C2C.LINK_GOOD;               --C2C link FSM in SYNC
          localRdData( 3)            <=  Mon.CM2.C2C.MB_ERROR;                --C2C multi-bit error
          localRdData( 4)            <=  Mon.CM2.C2C.DO_CC;                   --Aurora do CC
          localRdData( 5)            <=  reg_data(34)( 5);                    --C2C initialize
          localRdData( 8)            <=  Mon.CM2.C2C.PHY_RESET;               --Aurora phy in reset
          localRdData( 9)            <=  Mon.CM2.C2C.PHY_GT_PLL_LOCK;         --Aurora phy GT PLL locked
          localRdData(10)            <=  Mon.CM2.C2C.PHY_MMCM_LOL;            --Aurora phy mmcm LOL
          localRdData(13 downto 12)  <=  Mon.CM2.C2C.PHY_LANE_UP;             --Aurora phy lanes up
          localRdData(16)            <=  Mon.CM2.C2C.PHY_HARD_ERR;            --Aurora phy hard error
          localRdData(17)            <=  Mon.CM2.C2C.PHY_SOFT_ERR;            --Aurora phy soft error
          localRdData(20)            <=  Mon.CM2.C2C.CPLL_LOCK;               --DEBUG cplllock
          localRdData(21)            <=  Mon.CM2.C2C.EYESCAN_DATA_ERROR;      --DEBUG eyescan data error
          localRdData(22)            <=  reg_data(34)(22);                    --DEBUG eyescan reset
          localRdData(23)            <=  reg_data(34)(23);                    --DEBUG eyescan trigger
          localRdData(31 downto 24)  <=  Mon.CM2.C2C.DMONITOR;                --DEBUG d monitor
        when x"23" =>
          localRdData( 2 downto  0)  <=  Mon.CM2.C2C.RX.BUF_STATUS;           --DEBUG rx buf status
          localRdData( 9 downto  3)  <=  Mon.CM2.C2C.RX.MONITOR;              --DEBUG rx status
          localRdData(10)            <=  Mon.CM2.C2C.RX.PRBS_ERR;             --DEBUG rx PRBS error
          localRdData(11)            <=  Mon.CM2.C2C.RX.RESET_DONE;           --DEBUG rx reset done
          localRdData(12)            <=  reg_data(35)(12);                    --DEBUG rx buf reset
          localRdData(13)            <=  reg_data(35)(13);                    --DEBUG rx CDR hold
          localRdData(14)            <=  reg_data(35)(14);                    --DEBUG rx DFE AGC HOLD
          localRdData(15)            <=  reg_data(35)(15);                    --DEBUG rx DFE AGC OVERRIDE
          localRdData(16)            <=  reg_data(35)(16);                    --DEBUG rx DFE LF HOLD
          localRdData(17)            <=  reg_data(35)(17);                    --DEBUG rx DFE LPM RESET
          localRdData(18)            <=  reg_data(35)(18);                    --DEBUG rx LPM ENABLE
          localRdData(19)            <=  reg_data(35)(19);                    --DEBUG rx LPM HF OVERRIDE enable
          localRdData(20)            <=  reg_data(35)(20);                    --DEBUG rx LPM LFKL override
          localRdData(22 downto 21)  <=  reg_data(35)(22 downto 21);          --DEBUG rx monitor select
          localRdData(23)            <=  reg_data(35)(23);                    --DEBUG rx pcs reset
          localRdData(24)            <=  reg_data(35)(24);                    --DEBUG rx pma reset
          localRdData(25)            <=  reg_data(35)(25);                    --DEBUG rx PRBS counter reset
          localRdData(28 downto 26)  <=  reg_data(35)(28 downto 26);          --DEBUG rx PRBS select
        when x"24" =>
          localRdData( 1 downto  0)  <=  Mon.CM2.C2C.TX.BUF_STATUS;           --DEBUG tx buf status
          localRdData( 2)            <=  Mon.CM2.C2C.TX.RESET_DONE;           --DEBUG tx reset done
          localRdData( 6 downto  3)  <=  reg_data(36)( 6 downto  3);          --DEBUG tx diff control
          localRdData( 7)            <=  reg_data(36)( 7);                    --DEBUG tx inhibit
          localRdData(14 downto  8)  <=  reg_data(36)(14 downto  8);          --DEBUG tx main cursor
          localRdData(15)            <=  reg_data(36)(15);                    --DEBUG tx pcs reset
          localRdData(16)            <=  reg_data(36)(16);                    --DEBUG tx pma reset
          localRdData(17)            <=  reg_data(36)(17);                    --DEBUG tx polarity
          localRdData(22 downto 18)  <=  reg_data(36)(22 downto 18);          --DEBUG post cursor
          localRdData(23)            <=  reg_data(36)(23);                    --DEBUG force PRBS error
          localRdData(26 downto 24)  <=  reg_data(36)(26 downto 24);          --DEBUG PRBS select
          localRdData(31 downto 27)  <=  reg_data(36)(31 downto 27);          --DEBUG pre cursor
        when x"12" =>
          localRdData( 0)            <=  Mon.CM1.C2C.CONFIG_ERROR;            --C2C config error
          localRdData( 1)            <=  Mon.CM1.C2C.LINK_ERROR;              --C2C link error
          localRdData( 2)            <=  Mon.CM1.C2C.LINK_GOOD;               --C2C link FSM in SYNC
          localRdData( 3)            <=  Mon.CM1.C2C.MB_ERROR;                --C2C multi-bit error
          localRdData( 4)            <=  Mon.CM1.C2C.DO_CC;                   --Aurora do CC
          localRdData( 5)            <=  reg_data(18)( 5);                    --C2C initialize
          localRdData( 8)            <=  Mon.CM1.C2C.PHY_RESET;               --Aurora phy in reset
          localRdData( 9)            <=  Mon.CM1.C2C.PHY_GT_PLL_LOCK;         --Aurora phy GT PLL locked
          localRdData(10)            <=  Mon.CM1.C2C.PHY_MMCM_LOL;            --Aurora phy mmcm LOL
          localRdData(13 downto 12)  <=  Mon.CM1.C2C.PHY_LANE_UP;             --Aurora phy lanes up
          localRdData(16)            <=  Mon.CM1.C2C.PHY_HARD_ERR;            --Aurora phy hard error
          localRdData(17)            <=  Mon.CM1.C2C.PHY_SOFT_ERR;            --Aurora phy soft error
          localRdData(20)            <=  Mon.CM1.C2C.CPLL_LOCK;               --DEBUG cplllock
          localRdData(21)            <=  Mon.CM1.C2C.EYESCAN_DATA_ERROR;      --DEBUG eyescan data error
          localRdData(22)            <=  reg_data(18)(22);                    --DEBUG eyescan reset
          localRdData(23)            <=  reg_data(18)(23);                    --DEBUG eyescan trigger
          localRdData(31 downto 24)  <=  Mon.CM1.C2C.DMONITOR;                --DEBUG d monitor
        when x"13" =>
          localRdData( 2 downto  0)  <=  Mon.CM1.C2C.RX.BUF_STATUS;           --DEBUG rx buf status
          localRdData( 9 downto  3)  <=  Mon.CM1.C2C.RX.MONITOR;              --DEBUG rx status
          localRdData(10)            <=  Mon.CM1.C2C.RX.PRBS_ERR;             --DEBUG rx PRBS error
          localRdData(11)            <=  Mon.CM1.C2C.RX.RESET_DONE;           --DEBUG rx reset done
          localRdData(12)            <=  reg_data(19)(12);                    --DEBUG rx buf reset
          localRdData(13)            <=  reg_data(19)(13);                    --DEBUG rx CDR hold
          localRdData(14)            <=  reg_data(19)(14);                    --DEBUG rx DFE AGC HOLD
          localRdData(15)            <=  reg_data(19)(15);                    --DEBUG rx DFE AGC OVERRIDE
          localRdData(16)            <=  reg_data(19)(16);                    --DEBUG rx DFE LF HOLD
          localRdData(17)            <=  reg_data(19)(17);                    --DEBUG rx DFE LPM RESET
          localRdData(18)            <=  reg_data(19)(18);                    --DEBUG rx LPM ENABLE
          localRdData(19)            <=  reg_data(19)(19);                    --DEBUG rx LPM HF OVERRIDE enable
          localRdData(20)            <=  reg_data(19)(20);                    --DEBUG rx LPM LFKL override
          localRdData(22 downto 21)  <=  reg_data(19)(22 downto 21);          --DEBUG rx monitor select
          localRdData(23)            <=  reg_data(19)(23);                    --DEBUG rx pcs reset
          localRdData(24)            <=  reg_data(19)(24);                    --DEBUG rx pma reset
          localRdData(25)            <=  reg_data(19)(25);                    --DEBUG rx PRBS counter reset
          localRdData(28 downto 26)  <=  reg_data(19)(28 downto 26);          --DEBUG rx PRBS select
        when x"14" =>
          localRdData( 1 downto  0)  <=  Mon.CM1.C2C.TX.BUF_STATUS;           --DEBUG tx buf status
          localRdData( 2)            <=  Mon.CM1.C2C.TX.RESET_DONE;           --DEBUG tx reset done
          localRdData( 6 downto  3)  <=  reg_data(20)( 6 downto  3);          --DEBUG tx diff control
          localRdData( 7)            <=  reg_data(20)( 7);                    --DEBUG tx inhibit
          localRdData(14 downto  8)  <=  reg_data(20)(14 downto  8);          --DEBUG tx main cursor
          localRdData(15)            <=  reg_data(20)(15);                    --DEBUG tx pcs reset
          localRdData(16)            <=  reg_data(20)(16);                    --DEBUG tx pma reset
          localRdData(17)            <=  reg_data(20)(17);                    --DEBUG tx polarity
          localRdData(22 downto 18)  <=  reg_data(20)(22 downto 18);          --DEBUG post cursor
          localRdData(23)            <=  reg_data(20)(23);                    --DEBUG force PRBS error
          localRdData(26 downto 24)  <=  reg_data(20)(26 downto 24);          --DEBUG PRBS select
          localRdData(31 downto 27)  <=  reg_data(20)(31 downto 27);          --DEBUG pre cursor
        when x"15" =>
          localRdData( 7 downto  0)  <=  reg_data(21)( 7 downto  0);          --Baud 16x counter.  Set by 50Mhz/(baudrate(hz) * 16). Nominally 27
          localRdData( 8)            <=  Mon.CM1.MONITOR.ACTIVE;              --Monitoring active. Is zero when no update in the last second.
          localRdData(15 downto 12)  <=  Mon.CM1.MONITOR.HISTORY_VALID;       --bytes valid in debug history
          localRdData(31 downto 16)  <=  Mon.CM1.MONITOR.ERRORS;              --Monitoring errors. Count of invalid byte types in parsing.
        when x"16" =>
          localRdData(31 downto  0)  <=  Mon.CM1.MONITOR.HISTORY;             --4 bytes of uart history
        when others =>
          localRdData <= x"00000000";
      end case;
    end if;
  end process reads;



  -- Register mapping to ctrl structures
  Ctrl.CM1.CTRL.ENABLE_UC            <=  reg_data( 0)( 0);               
  Ctrl.CM1.CTRL.ENABLE_PWR           <=  reg_data( 0)( 1);               
  Ctrl.CM1.CTRL.OVERRIDE_PWR_GOOD    <=  reg_data( 0)( 2);               
  Ctrl.CM1.CTRL.ERROR_STATE_RESET    <=  reg_data( 0)( 8);               
  Ctrl.CM1.C2C.INITIALIZE            <=  reg_data(18)( 5);               
  Ctrl.CM1.C2C.EYESCAN_RESET         <=  reg_data(18)(22);               
  Ctrl.CM1.C2C.EYESCAN_TRIGGER       <=  reg_data(18)(23);               
  Ctrl.CM1.C2C.RX.BUF_RESET          <=  reg_data(19)(12);               
  Ctrl.CM1.C2C.RX.CDR_HOLD           <=  reg_data(19)(13);               
  Ctrl.CM1.C2C.RX.DFE_AGC_HOLD       <=  reg_data(19)(14);               
  Ctrl.CM1.C2C.RX.DFE_AGC_OVERRIDE   <=  reg_data(19)(15);               
  Ctrl.CM1.C2C.RX.DFE_LF_HOLD        <=  reg_data(19)(16);               
  Ctrl.CM1.C2C.RX.DFE_LPM_RESET      <=  reg_data(19)(17);               
  Ctrl.CM1.C2C.RX.LPM_EN             <=  reg_data(19)(18);               
  Ctrl.CM1.C2C.RX.LPM_HF_OVERRIDE    <=  reg_data(19)(19);               
  Ctrl.CM1.C2C.RX.LPM_LFKL_OVERRIDE  <=  reg_data(19)(20);               
  Ctrl.CM1.C2C.RX.MON_SEL            <=  reg_data(19)(22 downto 21);     
  Ctrl.CM1.C2C.RX.PCS_RESET          <=  reg_data(19)(23);               
  Ctrl.CM1.C2C.RX.PMA_RESET          <=  reg_data(19)(24);               
  Ctrl.CM1.C2C.RX.PRBS_CNT_RST       <=  reg_data(19)(25);               
  Ctrl.CM1.C2C.RX.PRBS_SEL           <=  reg_data(19)(28 downto 26);     
  Ctrl.CM1.C2C.TX.DIFF_CTRL          <=  reg_data(20)( 6 downto  3);     
  Ctrl.CM1.C2C.TX.INHIBIT            <=  reg_data(20)( 7);               
  Ctrl.CM1.C2C.TX.MAIN_CURSOR        <=  reg_data(20)(14 downto  8);     
  Ctrl.CM1.C2C.TX.PCS_RESET          <=  reg_data(20)(15);               
  Ctrl.CM1.C2C.TX.PMA_RESET          <=  reg_data(20)(16);               
  Ctrl.CM1.C2C.TX.POLARITY           <=  reg_data(20)(17);               
  Ctrl.CM1.C2C.TX.POST_CURSOR        <=  reg_data(20)(22 downto 18);     
  Ctrl.CM1.C2C.TX.PRBS_FORCE_ERR     <=  reg_data(20)(23);               
  Ctrl.CM1.C2C.TX.PRBS_SEL           <=  reg_data(20)(26 downto 24);     
  Ctrl.CM1.C2C.TX.PRE_CURSOR         <=  reg_data(20)(31 downto 27);     
  Ctrl.CM1.MONITOR.COUNT_16X_BAUD    <=  reg_data(21)( 7 downto  0);     
  Ctrl.CM2.CTRL.ENABLE_UC            <=  reg_data( 1)( 0);               
  Ctrl.CM2.CTRL.ENABLE_PWR           <=  reg_data( 1)( 1);               
  Ctrl.CM2.CTRL.OVERRIDE_PWR_GOOD    <=  reg_data( 1)( 2);               
  Ctrl.CM2.CTRL.ERROR_STATE_RESET    <=  reg_data( 1)( 8);               
  Ctrl.CM2.C2C.INITIALIZE            <=  reg_data(34)( 5);               
  Ctrl.CM2.C2C.EYESCAN_RESET         <=  reg_data(34)(22);               
  Ctrl.CM2.C2C.EYESCAN_TRIGGER       <=  reg_data(34)(23);               
  Ctrl.CM2.C2C.RX.BUF_RESET          <=  reg_data(35)(12);               
  Ctrl.CM2.C2C.RX.CDR_HOLD           <=  reg_data(35)(13);               
  Ctrl.CM2.C2C.RX.DFE_AGC_HOLD       <=  reg_data(35)(14);               
  Ctrl.CM2.C2C.RX.DFE_AGC_OVERRIDE   <=  reg_data(35)(15);               
  Ctrl.CM2.C2C.RX.DFE_LF_HOLD        <=  reg_data(35)(16);               
  Ctrl.CM2.C2C.RX.DFE_LPM_RESET      <=  reg_data(35)(17);               
  Ctrl.CM2.C2C.RX.LPM_EN             <=  reg_data(35)(18);               
  Ctrl.CM2.C2C.RX.LPM_HF_OVERRIDE    <=  reg_data(35)(19);               
  Ctrl.CM2.C2C.RX.LPM_LFKL_OVERRIDE  <=  reg_data(35)(20);               
  Ctrl.CM2.C2C.RX.MON_SEL            <=  reg_data(35)(22 downto 21);     
  Ctrl.CM2.C2C.RX.PCS_RESET          <=  reg_data(35)(23);               
  Ctrl.CM2.C2C.RX.PMA_RESET          <=  reg_data(35)(24);               
  Ctrl.CM2.C2C.RX.PRBS_CNT_RST       <=  reg_data(35)(25);               
  Ctrl.CM2.C2C.RX.PRBS_SEL           <=  reg_data(35)(28 downto 26);     
  Ctrl.CM2.C2C.TX.DIFF_CTRL          <=  reg_data(36)( 6 downto  3);     
  Ctrl.CM2.C2C.TX.INHIBIT            <=  reg_data(36)( 7);               
  Ctrl.CM2.C2C.TX.MAIN_CURSOR        <=  reg_data(36)(14 downto  8);     
  Ctrl.CM2.C2C.TX.PCS_RESET          <=  reg_data(36)(15);               
  Ctrl.CM2.C2C.TX.PMA_RESET          <=  reg_data(36)(16);               
  Ctrl.CM2.C2C.TX.POLARITY           <=  reg_data(36)(17);               
  Ctrl.CM2.C2C.TX.POST_CURSOR        <=  reg_data(36)(22 downto 18);     
  Ctrl.CM2.C2C.TX.PRBS_FORCE_ERR     <=  reg_data(36)(23);               
  Ctrl.CM2.C2C.TX.PRBS_SEL           <=  reg_data(36)(26 downto 24);     
  Ctrl.CM2.C2C.TX.PRE_CURSOR         <=  reg_data(36)(31 downto 27);     



  reg_writes: process (clk_axi, reset_axi_n) is
  begin  -- process reg_writes
    if reset_axi_n = '0' then                 -- asynchronous reset (active low)
      reg_data <= default_reg_data;
    elsif clk_axi'event and clk_axi = '1' then  -- rising clock edge
      
      if localWrEn = '1' then
        case localAddress(5 downto 0) is
        when x"0" =>
          reg_data( 0)( 0)            <=  localWrData( 0);                --Tell CM uC to power-up
          reg_data( 0)( 1)            <=  localWrData( 1);                --Tell CM uC to power-up the rest of the CM
          reg_data( 0)( 2)            <=  localWrData( 2);                --Ignore power good from CM
          reg_data( 0)( 8)            <=  localWrData( 8);                --CM power is good
        when x"1" =>
          reg_data( 1)( 0)            <=  localWrData( 0);                --Tell CM uC to power-up
          reg_data( 1)( 1)            <=  localWrData( 1);                --Tell CM uC to power-up the rest of the CM
          reg_data( 1)( 2)            <=  localWrData( 2);                --Ignore power good from CM
          reg_data( 1)( 8)            <=  localWrData( 8);                --CM power is good
        when x"22" =>
          reg_data(34)( 5)            <=  localWrData( 5);                --C2C initialize
          reg_data(34)(22)            <=  localWrData(22);                --DEBUG eyescan reset
          reg_data(34)(23)            <=  localWrData(23);                --DEBUG eyescan trigger
        when x"23" =>
          reg_data(35)(12)            <=  localWrData(12);                --DEBUG rx buf reset
          reg_data(35)(13)            <=  localWrData(13);                --DEBUG rx CDR hold
          reg_data(35)(14)            <=  localWrData(14);                --DEBUG rx DFE AGC HOLD
          reg_data(35)(15)            <=  localWrData(15);                --DEBUG rx DFE AGC OVERRIDE
          reg_data(35)(16)            <=  localWrData(16);                --DEBUG rx DFE LF HOLD
          reg_data(35)(17)            <=  localWrData(17);                --DEBUG rx DFE LPM RESET
          reg_data(35)(18)            <=  localWrData(18);                --DEBUG rx LPM ENABLE
          reg_data(35)(19)            <=  localWrData(19);                --DEBUG rx LPM HF OVERRIDE enable
          reg_data(35)(20)            <=  localWrData(20);                --DEBUG rx LPM LFKL override
          reg_data(35)(22 downto 21)  <=  localWrData(22 downto 21);      --DEBUG rx monitor select
          reg_data(35)(23)            <=  localWrData(23);                --DEBUG rx pcs reset
          reg_data(35)(24)            <=  localWrData(24);                --DEBUG rx pma reset
          reg_data(35)(25)            <=  localWrData(25);                --DEBUG rx PRBS counter reset
          reg_data(35)(28 downto 26)  <=  localWrData(28 downto 26);      --DEBUG rx PRBS select
        when x"24" =>
          reg_data(36)( 6 downto  3)  <=  localWrData( 6 downto  3);      --DEBUG tx diff control
          reg_data(36)( 7)            <=  localWrData( 7);                --DEBUG tx inhibit
          reg_data(36)(14 downto  8)  <=  localWrData(14 downto  8);      --DEBUG tx main cursor
          reg_data(36)(15)            <=  localWrData(15);                --DEBUG tx pcs reset
          reg_data(36)(16)            <=  localWrData(16);                --DEBUG tx pma reset
          reg_data(36)(17)            <=  localWrData(17);                --DEBUG tx polarity
          reg_data(36)(22 downto 18)  <=  localWrData(22 downto 18);      --DEBUG post cursor
          reg_data(36)(23)            <=  localWrData(23);                --DEBUG force PRBS error
          reg_data(36)(26 downto 24)  <=  localWrData(26 downto 24);      --DEBUG PRBS select
          reg_data(36)(31 downto 27)  <=  localWrData(31 downto 27);      --DEBUG pre cursor
        when x"12" =>
          reg_data(18)( 5)            <=  localWrData( 5);                --C2C initialize
          reg_data(18)(22)            <=  localWrData(22);                --DEBUG eyescan reset
          reg_data(18)(23)            <=  localWrData(23);                --DEBUG eyescan trigger
        when x"13" =>
          reg_data(19)(12)            <=  localWrData(12);                --DEBUG rx buf reset
          reg_data(19)(13)            <=  localWrData(13);                --DEBUG rx CDR hold
          reg_data(19)(14)            <=  localWrData(14);                --DEBUG rx DFE AGC HOLD
          reg_data(19)(15)            <=  localWrData(15);                --DEBUG rx DFE AGC OVERRIDE
          reg_data(19)(16)            <=  localWrData(16);                --DEBUG rx DFE LF HOLD
          reg_data(19)(17)            <=  localWrData(17);                --DEBUG rx DFE LPM RESET
          reg_data(19)(18)            <=  localWrData(18);                --DEBUG rx LPM ENABLE
          reg_data(19)(19)            <=  localWrData(19);                --DEBUG rx LPM HF OVERRIDE enable
          reg_data(19)(20)            <=  localWrData(20);                --DEBUG rx LPM LFKL override
          reg_data(19)(22 downto 21)  <=  localWrData(22 downto 21);      --DEBUG rx monitor select
          reg_data(19)(23)            <=  localWrData(23);                --DEBUG rx pcs reset
          reg_data(19)(24)            <=  localWrData(24);                --DEBUG rx pma reset
          reg_data(19)(25)            <=  localWrData(25);                --DEBUG rx PRBS counter reset
          reg_data(19)(28 downto 26)  <=  localWrData(28 downto 26);      --DEBUG rx PRBS select
        when x"14" =>
          reg_data(20)( 6 downto  3)  <=  localWrData( 6 downto  3);      --DEBUG tx diff control
          reg_data(20)( 7)            <=  localWrData( 7);                --DEBUG tx inhibit
          reg_data(20)(14 downto  8)  <=  localWrData(14 downto  8);      --DEBUG tx main cursor
          reg_data(20)(15)            <=  localWrData(15);                --DEBUG tx pcs reset
          reg_data(20)(16)            <=  localWrData(16);                --DEBUG tx pma reset
          reg_data(20)(17)            <=  localWrData(17);                --DEBUG tx polarity
          reg_data(20)(22 downto 18)  <=  localWrData(22 downto 18);      --DEBUG post cursor
          reg_data(20)(23)            <=  localWrData(23);                --DEBUG force PRBS error
          reg_data(20)(26 downto 24)  <=  localWrData(26 downto 24);      --DEBUG PRBS select
          reg_data(20)(31 downto 27)  <=  localWrData(31 downto 27);      --DEBUG pre cursor
        when x"15" =>
          reg_data(21)( 7 downto  0)  <=  localWrData( 7 downto  0);      --Baud 16x counter.  Set by 50Mhz/(baudrate(hz) * 16). Nominally 27
          when others => null;
        end case;
      end if;
    end if;
  end process reg_writes;

end architecture behavioral;
