git clone --depth 1 --no-tags https://github.com/jesse-pan/jpegencode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102429276
git clone --depth 1 --no-tags https://github.com/AnjanaSenanayake/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102943389
git clone --depth 1 --no-tags https://github.com/DavidYQY/Electronic-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103253018
git clone --depth 1 --no-tags https://github.com/anjianfeng/VerilogMIPS-multicycle-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101117340
git clone --depth 1 --no-tags https://github.com/nslmike/useful_stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108400118
git clone --depth 1 --no-tags https://github.com/archit-p/air-traffic-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106383573
git clone --depth 1 --no-tags https://github.com/shrnik/Comp_arch_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104655951
git clone --depth 1 --no-tags https://github.com/QiaoYiLing/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103268586
git clone --depth 1 --no-tags https://github.com/zhuhd15/CPU-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104651346
git clone --depth 1 --no-tags https://github.com/lcparadaa/Digital-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104105643
git clone --depth 1 --no-tags https://github.com/youren18/mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101126364
git clone --depth 1 --no-tags https://github.com/26prajval98/16-BIT-MIPS-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108010874
git clone --depth 1 --no-tags https://github.com/no131614/CPEN-211-Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102237849
git clone --depth 1 --no-tags https://github.com/Juice930/HardwareDescriptionL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102696540
git clone --depth 1 --no-tags https://github.com/algrodriguezrol/Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102478914
git clone --depth 1 --no-tags https://github.com/bestbeet/Simple_Music_Box_FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103681655
git clone --depth 1 --no-tags https://github.com/wivill/proyecto_digitales_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103887673
git clone --depth 1 --no-tags https://github.com/MyWorkShop/risc-vec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102242345
git clone --depth 1 --no-tags https://github.com/wgy0831/cpucode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105339630
git clone --depth 1 --no-tags https://github.com/koxakis/CE430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106583614
git clone --depth 1 --no-tags https://github.com/ianklatzco/fpga-stepmania.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107757225
git clone --depth 1 --no-tags https://github.com/tahmidk/MiniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108695521
git clone --depth 1 --no-tags https://github.com/DexterZ7/Flip-Flops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102185146
git clone --depth 1 --no-tags https://github.com/pontazaricardo/Verilog_Modulo_Reduction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108164888
git clone --depth 1 --no-tags https://github.com/bomfimmarilene/zybo-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105697723
git clone --depth 1 --no-tags https://github.com/ChoretLonger/c4vga-flir.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101829695
git clone --depth 1 --no-tags https://github.com/sanjeevs/learn_formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105941953
git clone --depth 1 --no-tags https://github.com/dts12/uart-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107054648
git clone --depth 1 --no-tags https://github.com/bestbeet/Digital_Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104029892
git clone --depth 1 --no-tags https://github.com/Uunicon/Verilog-Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104900201
git clone --depth 1 --no-tags https://github.com/karci222/Design-of-digital-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103660670
git clone --depth 1 --no-tags https://github.com/victorrenop/MIPS-Single-Cycle-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101258315
git clone --depth 1 --no-tags https://github.com/judyqiu1996/stick-figure-fighting-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103352916
git clone --depth 1 --no-tags https://github.com/quswarabid/Digital-Systems-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105271018
git clone --depth 1 --no-tags https://github.com/max2468tw/DE1_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105837632
git clone --depth 1 --no-tags https://github.com/danluu/n2t.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106866887
git clone --depth 1 --no-tags https://github.com/alexandresoaresilva/FPGA-based-rover.Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105948944
git clone --depth 1 --no-tags https://github.com/Shivankit-Gaind/Computer-Architecture-Lab-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101280727
git clone --depth 1 --no-tags https://github.com/YifanYuan3/compression_and_decompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107705092
git clone --depth 1 --no-tags https://github.com/aksh98md/2016-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104377821
git clone --depth 1 --no-tags https://github.com/juanmard/screen-numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105432766
git clone --depth 1 --no-tags https://github.com/divyat09/CourseWork-IITK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107695905
git clone --depth 1 --no-tags https://github.com/winsonbook/new_393import.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103207465
git clone --depth 1 --no-tags https://github.com/JosephMart/ECEN-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103195113
git clone --depth 1 --no-tags https://github.com/AbdulRahmanAlHamali/polar-codes-scl-decoding-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102197798
git clone --depth 1 --no-tags https://github.com/franderg/CE-4301-Arqui1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102821975
git clone --depth 1 --no-tags https://github.com/harmandersihra/CMPE_140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101236968
git clone --depth 1 --no-tags https://github.com/Chanartip/32-bit_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106029315
git clone --depth 1 --no-tags https://github.com/iExalt/HelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103559617
git clone --depth 1 --no-tags https://github.com/yuehniu/CNN.CompAcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103728620
git clone --depth 1 --no-tags https://github.com/yacropolisy/zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106230043
git clone --depth 1 --no-tags https://github.com/guolinji/my_fcp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102120077
git clone --depth 1 --no-tags https://github.com/paroque28/CoffeeMaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102394571
git clone --depth 1 --no-tags https://github.com/PatIChu/VerilogBasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104157744
git clone --depth 1 --no-tags https://github.com/estija/Four-Way-Traffic-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106196388
git clone --depth 1 --no-tags https://github.com/GangaMegha/Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106542696
git clone --depth 1 --no-tags https://github.com/michaelriri/vga-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106057892
git clone --depth 1 --no-tags https://github.com/sriyanfernando/16-bit-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106090737
git clone --depth 1 --no-tags https://github.com/hyliu1989/SLM_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108498683
git clone --depth 1 --no-tags https://github.com/artalukd/verilog_snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108493540
git clone --depth 1 --no-tags https://github.com/soareswallace/CANDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107334648
git clone --depth 1 --no-tags https://github.com/lucasbrasilino/axi_ethernet_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108160296
git clone --depth 1 --no-tags https://github.com/nd-cse-design/verilog-companion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105292676
git clone --depth 1 --no-tags https://github.com/d3vnu1l/32-Bit-Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101028657
git clone --depth 1 --no-tags https://github.com/ShivaSandesh/M152A-Introductory-Digital-Design-Laboratory-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103710942
git clone --depth 1 --no-tags https://github.com/davimmorales/bird-whisperer-assembler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106281739
git clone --depth 1 --no-tags https://github.com/AhmedFathiShaban/CO-II-2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104689879
git clone --depth 1 --no-tags https://github.com/wonggwan/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104620603
git clone --depth 1 --no-tags https://github.com/david810113/adaptive-filter_16-order.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107203768
git clone --depth 1 --no-tags https://github.com/Yilong94/8_bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107357578
git clone --depth 1 --no-tags https://github.com/TBurchfield/AlteraVerilogDrawMiniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105686034
git clone --depth 1 --no-tags https://github.com/dumontvi/Audio-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104596897
git clone --depth 1 --no-tags https://github.com/NishadSaraf/Bare-Metal-Closed-Loop-Speed-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104300818
git clone --depth 1 --no-tags https://github.com/Bilalkhanten/Verilog-Sets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101548714
git clone --depth 1 --no-tags https://github.com/RMH286/ECE-3400-fa-2017-Team-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101678679
git clone --depth 1 --no-tags https://github.com/sophiamallaro/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105400320
git clone --depth 1 --no-tags https://github.com/jermesLee/ZX0015A-FPGA-icore3-signal-power.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101532217
git clone --depth 1 --no-tags https://github.com/wangjksjtu/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108410192
git clone --depth 1 --no-tags https://github.com/wc2582/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108560619
git clone --depth 1 --no-tags https://github.com/andernil/DIC-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108542899
git clone --depth 1 --no-tags https://github.com/ilyadesign/SPI_Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106041004
git clone --depth 1 --no-tags https://github.com/merlionfire/fractal-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103378511
git clone --depth 1 --no-tags https://github.com/MamdouhRElNakeeb/MIPS-Processor-with-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105447144
git clone --depth 1 --no-tags https://github.com/estelavilasboas/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103201525
git clone --depth 1 --no-tags https://github.com/AnjanaSenanayake/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102947356
git clone --depth 1 --no-tags https://github.com/Dodoveloper/two-operands-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105512492
git clone --depth 1 --no-tags https://github.com/105C/IDH-CAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102009726
git clone --depth 1 --no-tags https://github.com/oleh-plotnikov/simple_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101065325
git clone --depth 1 --no-tags https://github.com/alvaradon2014/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103798858
git clone --depth 1 --no-tags https://github.com/vipinkmenon/objectDetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106781235
git clone --depth 1 --no-tags https://github.com/Siriussee/Digital-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106501284
git clone --depth 1 --no-tags https://github.com/karthikbnd/ip_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107535891
git clone --depth 1 --no-tags https://github.com/cnshijin/zt20hd_z7pl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102804829
git clone --depth 1 --no-tags https://github.com/gcarvajalb/IPD432-reference-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104660645
git clone --depth 1 --no-tags https://github.com/amiller7023/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107057345
git clone --depth 1 --no-tags https://github.com/pongtr/led-cube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105715266
git clone --depth 1 --no-tags https://github.com/bestbeet/Keypad_FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103681433
git clone --depth 1 --no-tags https://github.com/topic-embedded-products/adi_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106521233
git clone --depth 1 --no-tags https://github.com/juanmard/test-icestudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105453499
