Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/DE2/nios_epcs/src/nios/ --output-directory=D:/DE2/nios_epcs/src/nios/qsys/ --report-file=bsf:D:/DE2/nios_epcs/src/nios/qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/DE2/nios_epcs/src/nios/qsys.qsys
Progress: Loading nios/qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding ram_sys [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module ram_sys
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_flash
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/DE2/nios_epcs/src/nios/ --output-directory=D:/DE2/nios_epcs/src/nios/qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/DE2/nios_epcs/src/nios/qsys.sopcinfo --report-file=html:D:/DE2/nios_epcs/src/nios/qsys.html --report-file=qip:D:/DE2/nios_epcs/src/nios/qsys/synthesis/qsys.qip --report-file=cmp:D:/DE2/nios_epcs/src/nios/qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/DE2/nios_epcs/src/nios/qsys.qsys --language=VHDL
Progress: Loading nios/qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding ram_sys [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module ram_sys
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.0.1.99.2]
Progress: Parameterizing module epcs_flash
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 53 connections
Info: merlin_domain_transform: After transform: 26 modules, 138 connections
Info: merlin_router_transform: After transform: 33 modules, 166 connections
Info: reset_adaptation_transform: After transform: 34 modules, 131 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 161 connections
Info: merlin_mm_transform: After transform: 47 modules, 161 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 164 connections
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: ram_sys: Starting RTL generation for module 'qsys_ram_sys'
Info: ram_sys:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram_sys --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0023_ram_sys_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0023_ram_sys_gen//qsys_ram_sys_component_configuration.pl  --do_build_sim=0  ]
Info: ram_sys: Done RTL generation for module 'qsys_ram_sys'
Info: ram_sys: "qsys" instantiated altera_avalon_onchip_memory2 "ram_sys"
Info: cpu: Starting RTL generation for module 'qsys_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_cpu --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0024_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0024_cpu_gen//qsys_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2020.10.25 13:17:14 (*) Starting Nios II generation
Info: cpu: # 2020.10.25 13:17:14 (*)   Checking for plaintext license.
Info: cpu: # 2020.10.25 13:17:15 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2020.10.25 13:17:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.10.25 13:17:16 (*)   Plaintext license not found.
Info: cpu: # 2020.10.25 13:17:16 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.10.25 13:17:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.10.25 13:17:16 (*)   Creating all objects for CPU
Info: cpu: # 2020.10.25 13:17:17 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.10.25 13:17:17 (*)   Creating plain-text RTL
Info: cpu: # 2020.10.25 13:17:20 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'qsys_cpu'
Info: cpu: "qsys" instantiated altera_nios2_qsys "cpu"
Info: sysid: "qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: jtag_uart: Starting RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0026_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0026_jtag_uart_gen//qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: epcs_flash: Starting RTL generation for module 'qsys_epcs_flash'
Info: epcs_flash:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0027_epcs_flash_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_1470355928408223922.dir/0027_epcs_flash_gen//qsys_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'qsys_epcs_flash'
Info: epcs_flash: "qsys" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: cpu_instruction_master_translator: "qsys" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "qsys" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "qsys" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "qsys" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "qsys" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qsys" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "qsys" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "qsys" instantiated altera_merlin_router "id_router"
Info: id_router_003: "qsys" instantiated altera_merlin_router "id_router_003"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/DE2/nios_epcs/src/nios/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/DE2/nios_epcs/src/nios/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: qsys: Done qsys" with 24 modules, 81 files, 1585689 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
