// Seed: 2477313961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = id_3;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1,
      id_9,
      id_6
  );
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_10 = -1'b0;
  logic id_11;
  ;
  initial $unsigned(41);
  ;
endmodule
