22:16:43 **** Incremental Build of configuration Debug for project euc64intTEST_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51264 C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_ps7_cortexa9_0 C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST_system/Debug/system.bif --bitstream C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2021.1/bin/bootgen  -image C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:16:52 Build Finished (took 8s.772ms)

