Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 15 02:12:47 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Puto_Dios_control_sets_placed.rpt
| Design       : Puto_Dios
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           30 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |             172 |           53 |
| Yes          | No                    | No                     |              85 |           24 |
| Yes          | No                    | Yes                    |              71 |           23 |
| Yes          | Yes                   | No                     |              48 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                              Enable Signal                              |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clk_100M_IBUF_BUFG                             | slavecito/ALU_DISPLAY/operador_next                                     | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                1 |              3 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[31]_i_1_n_0                        |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | slavecito/UART_RX_CTRL_inst/FSM_sequential_state[3]_i_1_n_0             | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                2 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[7]_i_1_n_0                         |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[27]_i_1_n_0                        |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[3]_i_1_n_0                         |                                                                               |                2 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[11]_i_1_n_0                        |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[15]_i_1_n_0                        |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[19]_i_1_n_0                        |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/shift[23]_i_1_n_0                        |                                                                               |                1 |              4 |
|  masterchefcito/clk_div_ss_display/clk_ss       |                                                                         |                                                                               |                1 |              4 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/counter[5]_i_1_n_0                       |                                                                               |                3 |              5 |
|  clk_100M_IBUF_BUFG                             | slavecito/TX_CTRL_inst/E[0]                                             | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                2 |              8 |
|  clk_100M_IBUF_BUFG                             | slavecito/uart_basic_inst/uart_rx_blk/rx_data[7]_i_1__0_n_0             | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                1 |              8 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/UART_control_inst/TX_control_inst0/E[0]                  | masterchefcito/reset                                                          |                4 |              8 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0           | masterchefcito/reset                                                          |                1 |              8 |
|  clk_100M_IBUF_BUFG                             | slavecito/UART_RX_CTRL_inst/tx_operador1_next[15]                       | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                3 |              8 |
|  clk_100M_IBUF_BUFG                             | slavecito/UART_RX_CTRL_inst/tx_operador2_next[7]                        | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                2 |              8 |
|  clk_100M_IBUF_BUFG                             | slavecito/UART_RX_CTRL_inst/tx_operador2_next[15]                       | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                3 |              8 |
|  clk_100M_IBUF_BUFG                             | slavecito/UART_RX_CTRL_inst/tx_operador1_next[7]                        | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                3 |              8 |
|  clk_100M_IBUF_BUFG                             |                                                                         | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                7 |             14 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/uart_basic_inst/E[0]                                     | masterchefcito/reset                                                          |                5 |             16 |
|  slavecito/ALU_DISPLAY/result_t_reg[15]_i_2_n_0 |                                                                         |                                                                               |                8 |             16 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/UART_control_inst/TX_control_inst0/tx_data16[15]_i_1_n_0 |                                                                               |                5 |             16 |
|  clk_100M_IBUF_BUFG                             | slavecito/ALU_DISPLAY/A_next                                            | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                5 |             16 |
|  clk_100M_IBUF_BUFG                             | slavecito/ALU_DISPLAY/B[15]_i_1_n_0                                     | slavecito/UART_RX_CTRL_inst/AR[0]                                             |                4 |             16 |
|  clk_100M_IBUF_BUFG                             |                                                                         | masterchefcito/uart_basic_inst/uart_tx_blk/SR[0]                              |                5 |             19 |
|  clk_100M_IBUF_BUFG                             |                                                                         | slavecito/uart_basic_inst/uart_tx_blk/SR[0]                                   |                5 |             19 |
|  clk_100M_IBUF_BUFG                             |                                                                         | masterchefcito/clk_div_ss_display/clk_out                                     |                7 |             26 |
|  clk_100M_IBUF_BUFG                             |                                                                         | masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer[0]_i_1_n_0 |                8 |             32 |
|  clk_100M_IBUF_BUFG                             |                                                                         | slavecito/TX_CTRL_inst/clear                                                  |                8 |             32 |
|  clk_100M_IBUF_BUFG                             | masterchefcito/u32_to_bcd_inst/bcd0                                     |                                                                               |                7 |             32 |
|  clk_100M_IBUF_BUFG                             |                                                                         | masterchefcito/reset                                                          |               15 |             35 |
|  clk_100M_IBUF_BUFG                             |                                                                         |                                                                               |               21 |             67 |
+-------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                    10 |
| 5      |                     1 |
| 8      |                     8 |
| 14     |                     1 |
| 16+    |                    13 |
+--------+-----------------------+


