VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob037_review2015_count1k_test.sv:71: $finish called at 40136 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 8027 samples

Simulation finished at 40136 ps
Mismatches: 0 in 8027 samples
