Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 10 22:05:12 2023
| Host         : LAPTOP-B2BJ5KAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_led_timing_summary_routed.rpt -pb key_led_timing_summary_routed.pb -rpx key_led_timing_summary_routed.rpx -warn_on_violation
| Design       : key_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.339        0.000                      0                   28        0.260        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            14.339        0.000                      0                   28        0.260        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.339ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 2.147ns (37.919%)  route 3.515ns (62.081%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    cnt_reg[16]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.889 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.889    cnt_reg[20]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.112 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.112    cnt_reg[24]_i_1_n_7
    SLICE_X43Y58         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                 14.339    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 2.144ns (37.886%)  route 3.515ns (62.114%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    cnt_reg[16]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.109 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.109    cnt_reg[20]_i_1_n_6
    SLICE_X43Y57         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.123ns (37.655%)  route 3.515ns (62.345%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    cnt_reg[16]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.088 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.088    cnt_reg[20]_i_1_n_4
    SLICE_X43Y57         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.049ns (36.826%)  route 3.515ns (63.174%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    cnt_reg[16]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.014 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.014    cnt_reg[20]_i_1_n_5
    SLICE_X43Y57         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.453ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 2.033ns (36.644%)  route 3.515ns (63.356%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.775 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.775    cnt_reg[16]_i_1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.998 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.998    cnt_reg[20]_i_1_n_7
    SLICE_X43Y57         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism              0.429    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.062    25.451    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.451    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 14.453    

Slack (MET) :             14.457ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.030ns (36.609%)  route 3.515ns (63.391%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.995 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.995    cnt_reg[16]_i_1_n_6
    SLICE_X43Y56         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    25.452    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.452    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                 14.457    

Slack (MET) :             14.478ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 2.009ns (36.368%)  route 3.515ns (63.632%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.974 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.974    cnt_reg[16]_i_1_n_4
    SLICE_X43Y56         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    25.452    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.452    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 14.478    

Slack (MET) :             14.552ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.935ns (35.504%)  route 3.515ns (64.496%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.900 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.900    cnt_reg[16]_i_1_n_5
    SLICE_X43Y56         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    25.452    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.452    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 14.552    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.919ns (35.314%)  route 3.515ns (64.686%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.661 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.661    cnt_reg[12]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.884 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.884    cnt_reg[16]_i_1_n_7
    SLICE_X43Y56         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.062    25.452    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.452    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                 14.568    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.916ns (35.279%)  route 3.515ns (64.721%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.743     5.450    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.906 f  cnt_reg[5]/Q
                         net (fo=2, routed)           1.114     7.020    cnt_reg[5]
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  flag_i_7/O
                         net (fo=3, routed)           1.090     8.235    flag_i_7_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I3_O)        0.124     8.359 f  cnt[0]_i_7/O
                         net (fo=24, routed)          1.120     9.479    cnt[0]_i_7_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.603 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.190     9.793    cnt[0]_i_2_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.319 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.319    cnt_reg[0]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.433 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.433    cnt_reg[4]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.547 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.547    cnt_reg[8]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.881 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.881    cnt_reg[12]_i_1_n_6
    SLICE_X43Y55         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.062    25.452    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.452    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                 14.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.660%)  route 0.187ns (53.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  flag_reg/Q
                         net (fo=4, routed)           0.187     1.892    p_0_in[0]
    SLICE_X41Y55         FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.075     1.631    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  flag_reg/Q
                         net (fo=4, routed)           0.199     1.903    p_0_in[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  flag_i_1/O
                         net (fo=1, routed)           0.000     1.948    flag_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  flag_reg/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.120     1.660    flag_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.541    sys_clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.169     1.851    cnt_reg[3]
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.896    cnt[0]_i_3_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.959 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    cnt_reg[0]_i_1_n_4
    SLICE_X43Y52         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.059    sys_clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.518     1.541    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.105     1.646    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.170     1.852    cnt_reg[11]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.897    cnt[8]_i_2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.960 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[8]_i_1_n_4
    SLICE_X43Y54         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.170     1.852    cnt_reg[19]
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.897    cnt[16]_i_2_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.960 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[16]_i_1_n_4
    SLICE_X43Y56         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.170     1.852    cnt_reg[7]
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.897    cnt[4]_i_2_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.960 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    cnt_reg[4]_i_1_n_4
    SLICE_X43Y53         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[12]/Q
                         net (fo=2, routed)           0.167     1.848    cnt_reg[12]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     1.893    cnt[12]_i_5_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.963 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[12]_i_1_n_7
    SLICE_X43Y55         FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.167     1.848    cnt_reg[8]
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.893 r  cnt[8]_i_5/O
                         net (fo=1, routed)           0.000     1.893    cnt[8]_i_5_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.963 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    cnt_reg[8]_i_1_n_7
    SLICE_X43Y54         FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  cnt_reg[20]/Q
                         net (fo=2, routed)           0.167     1.847    cnt_reg[20]
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.892    cnt[20]_i_5_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.962 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[20]_i_1_n_7
    SLICE_X43Y57         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.105     1.644    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.168     1.850    cnt_reg[4]
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.895    cnt[4]_i_5_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    cnt_reg[4]_i_1_n_7
    SLICE_X43Y53         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.105     1.645    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y52   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y54   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y54   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y55   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y55   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y55   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y55   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y55   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y55   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y55   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y55   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y56   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y57   cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58   cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y52   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y54   cnt_reg[11]/C



