{"vcs1":{"timestamp_begin":1759284351.132404701, "rt":0.74, "ut":0.28, "st":0.12}}
{"vcselab":{"timestamp_begin":1759284351.928161597, "rt":0.53, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1759284352.492138500, "rt":0.18, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759284350.878127645}
{"VCS_COMP_START_TIME": 1759284350.878127645}
{"VCS_COMP_END_TIME": 1759284353.379144335}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog5 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog5 +notimingcheck"}
{"vcs1": {"peak_mem": 367972}}
{"vcselab": {"peak_mem": 229976}}
