Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 29 17:33:40 2025
| Host         : ser6 running 64-bit Fedora Linux 42 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.244        0.000                      0                  278        0.104        0.000                      0                  278        4.020        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.244        0.000                      0                  276        0.104        0.000                      0                  276        4.020        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.412        0.000                      0                    2        0.452        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.828ns (19.403%)  route 3.439ns (80.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.989     9.590    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    15.023    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    CE_TIME/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.828ns (19.403%)  route 3.439ns (80.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.989     9.590    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    15.023    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[13]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    CE_TIME/sig_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.828ns (19.403%)  route 3.439ns (80.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.989     9.590    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    15.023    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[14]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    CE_TIME/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.828ns (19.403%)  route 3.439ns (80.597%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.989     9.590    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    15.023    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  CE_TIME/sig_count_reg[15]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    14.834    CE_TIME/sig_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.459%)  route 3.427ns (80.541%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.976     9.578    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.599    15.022    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[10]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.858    CE_TIME/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.459%)  route 3.427ns (80.541%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.976     9.578    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.599    15.022    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[11]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.858    CE_TIME/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.459%)  route 3.427ns (80.541%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.976     9.578    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.599    15.022    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[8]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.858    CE_TIME/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.828ns (19.459%)  route 3.427ns (80.541%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.976     9.578    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.599    15.022    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
                         clock pessimism              0.301    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X5Y87          FDRE (Setup_fdre_C_R)       -0.429    14.858    CE_TIME/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.071%)  route 3.297ns (79.929%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.847     9.448    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y86          FDRE                                         r  CE_TIME/sig_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CE_TIME/sig_count_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    14.832    CE_TIME/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.071%)  route 3.297ns (79.929%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  CE_TIME/sig_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  CE_TIME/sig_count_reg[9]/Q
                         net (fo=2, routed)           1.004     6.783    CE_TIME/sig_count_reg[9]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.907 r  CE_TIME/pulse_i_3__1/O
                         net (fo=1, routed)           0.643     7.551    CE_TIME/pulse_i_3__1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  CE_TIME/pulse_i_1__1/O
                         net (fo=2, routed)           0.803     8.477    BTND_DEBOUNCE/pulse_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     8.601 r  BTND_DEBOUNCE/sig_count[0]_i_1__1/O
                         net (fo=17, routed)          0.847     9.448    CE_TIME/sig_count_reg[0]_0
    SLICE_X5Y86          FDRE                                         r  CE_TIME/sig_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  CE_TIME/sig_count_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    14.832    CE_TIME/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 BTNR_DEBOUNCE/q6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNR_DEBOUNCE/outp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  BTNR_DEBOUNCE/q6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  BTNR_DEBOUNCE/q6_reg/Q
                         net (fo=1, routed)           0.052     1.712    BTNR_DEBOUNCE/q6
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  BTNR_DEBOUNCE/outp_i_1__2/O
                         net (fo=1, routed)           0.000     1.757    BTNR_DEBOUNCE/outp_i_1__2_n_0
    SLICE_X2Y86          FDRE                                         r  BTNR_DEBOUNCE/outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  BTNR_DEBOUNCE/outp_reg/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.653    BTNR_DEBOUNCE/outp_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/q5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BNTU_DEBOUNCE/q6_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BNTU_DEBOUNCE/q5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BNTU_DEBOUNCE/q5_reg/Q
                         net (fo=2, routed)           0.068     1.730    BNTU_DEBOUNCE/q5
    SLICE_X3Y88          FDRE                                         r  BNTU_DEBOUNCE/q6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BNTU_DEBOUNCE/q6_reg/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.075     1.596    BNTU_DEBOUNCE/q6_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCE/q5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTND_DEBOUNCE/outp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  BTND_DEBOUNCE/q5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  BTND_DEBOUNCE/q5_reg/Q
                         net (fo=2, routed)           0.099     1.761    BTND_DEBOUNCE/q5
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.806 r  BTND_DEBOUNCE/outp_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    BTND_DEBOUNCE/outp_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  BTND_DEBOUNCE/outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.653    BTND_DEBOUNCE/outp_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SCORE_1_SYNC/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_1_SYNC/btn_prev_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SCORE_1_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  SCORE_1_SYNC/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  SCORE_1_SYNC/btn_reg_reg/Q
                         net (fo=3, routed)           0.068     1.751    SCORE_1_SYNC/sig_BTN_SYNC_1
    SLICE_X2Y86          FDRE                                         r  SCORE_1_SYNC/btn_prev_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    SCORE_1_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  SCORE_1_SYNC/btn_prev_reg_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.060     1.579    SCORE_1_SYNC/btn_prev_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TIM_PAUSE/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_0_SYNC/btn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.790%)  route 0.147ns (44.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  TIM_PAUSE/state_reg/Q
                         net (fo=6, routed)           0.147     1.808    BTNR_DEBOUNCE/sigPauseOut
    SLICE_X2Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  BTNR_DEBOUNCE/btn_reg_i_1/O
                         net (fo=1, routed)           0.000     1.853    SCORE_0_SYNC/BTN0_out
    SLICE_X2Y86          FDRE                                         r  SCORE_0_SYNC/btn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  SCORE_0_SYNC/btn_reg_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.678    SCORE_0_SYNC/btn_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/q1_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BNTU_DEBOUNCE/q2_reg_r/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  BNTU_DEBOUNCE/q1_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  BNTU_DEBOUNCE/q1_reg_r/Q
                         net (fo=1, routed)           0.053     1.702    BNTU_DEBOUNCE/q1_reg_r_n_0
    SLICE_X3Y87          FDRE                                         r  BNTU_DEBOUNCE/q2_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  BNTU_DEBOUNCE/q2_reg_r/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)        -0.007     1.513    BNTU_DEBOUNCE/q2_reg_r
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/q5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BNTU_DEBOUNCE/outp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.823%)  route 0.130ns (41.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  BNTU_DEBOUNCE/q5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BNTU_DEBOUNCE/q5_reg/Q
                         net (fo=2, routed)           0.130     1.793    BNTU_DEBOUNCE/q5
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  BNTU_DEBOUNCE/outp_i_1/O
                         net (fo=1, routed)           0.000     1.838    BNTU_DEBOUNCE/outp_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  BNTU_DEBOUNCE/outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  BNTU_DEBOUNCE/outp_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.091     1.648    BNTU_DEBOUNCE/outp_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TIMER_3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER_3/carry_next_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    TIMER_3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  TIMER_3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TIMER_3/cnt_reg[0]/Q
                         net (fo=6, routed)           0.109     1.768    TIMER_3/Q[0]
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  TIMER_3/carry_next_i_1__2/O
                         net (fo=1, routed)           0.000     1.813    TIMER_3/carry_next
    SLICE_X4Y84          FDRE                                         r  TIMER_3/carry_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.868     2.033    TIMER_3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  TIMER_3/carry_next_reg/C
                         clock pessimism             -0.501     1.531    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.091     1.622    TIMER_3/carry_next_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.584%)  route 0.126ns (40.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  BNTU_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  BNTU_DEBOUNCE/outp_reg/Q
                         net (fo=2, routed)           0.126     1.787    TIM_PAUSE/outp
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  TIM_PAUSE/state_i_1/O
                         net (fo=1, routed)           0.000     1.832    TIM_PAUSE/state_i_1_n_0
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/state_reg/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.092     1.626    TIM_PAUSE/state_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TIMER_2/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER_2/carry_next_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.129%)  route 0.140ns (42.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.598     1.517    TIMER_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  TIMER_2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  TIMER_2/cnt_reg[1]/Q
                         net (fo=5, routed)           0.140     1.798    TIMER_2/Q[1]
    SLICE_X1Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  TIMER_2/carry_next_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    TIMER_2/carry_next
    SLICE_X1Y83          FDRE                                         r  TIMER_2/carry_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    TIMER_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TIMER_2/carry_next_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    TIMER_2/carry_next_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y88     BNTU_DEBOUNCE/outp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     BNTU_DEBOUNCE/q1_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     BNTU_DEBOUNCE/q2_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     BNTU_DEBOUNCE/q3_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y88     BNTU_DEBOUNCE/q4_reg_BNTU_DEBOUNCE_q4_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y87     BNTU_DEBOUNCE/q4_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     BNTU_DEBOUNCE/q5_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     BNTU_DEBOUNCE/q6_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y87     BTND_DEBOUNCE/outp_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y88     BNTU_DEBOUNCE/outp_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y88     BNTU_DEBOUNCE/outp_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y88     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y82     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y88     BNTU_DEBOUNCE/outp_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y88     BNTU_DEBOUNCE/outp_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/btn_prev_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.518ns (46.897%)  route 0.587ns (53.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          0.587     6.428    TIM_PAUSE/sigBTND
    SLICE_X4Y87          FDCE                                         f  TIM_PAUSE/btn_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.599    15.022    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/btn_prev_reg/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.840    TIM_PAUSE/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.518ns (46.897%)  route 0.587ns (53.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          0.587     6.428    TIM_PAUSE/sigBTND
    SLICE_X4Y87          FDCE                                         f  TIM_PAUSE/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.599    15.022    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/state_reg/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.840    TIM_PAUSE/state_reg
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  8.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/btn_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.567%)  route 0.231ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          0.231     1.915    TIM_PAUSE/sigBTND
    SLICE_X4Y87          FDCE                                         f  TIM_PAUSE/btn_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/btn_prev_reg/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.463    TIM_PAUSE/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.567%)  route 0.231ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          0.231     1.915    TIM_PAUSE/sigBTND
    SLICE_X4Y87          FDCE                                         f  TIM_PAUSE/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  TIM_PAUSE/state_reg/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.463    TIM_PAUSE/state_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.452    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.286ns  (logic 4.675ns (45.452%)  route 5.611ns (54.548%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 r  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.734     8.964    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.326     9.290 r  SM/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.764    12.054    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.609 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.609    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.221ns  (logic 4.670ns (45.692%)  route 5.551ns (54.308%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 r  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.710     8.939    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.326     9.265 r  SM/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.728    11.994    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.544 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.544    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 4.697ns (46.258%)  route 5.457ns (53.742%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 r  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.479     8.709    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.326     9.035 r  SM/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.865    11.900    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.477 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.477    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.095ns  (logic 4.469ns (44.266%)  route 5.626ns (55.734%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.718     5.321    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 f  SM/FSM_sequential_current_pos_reg[2]/Q
                         net (fo=13, routed)          0.760     6.500    SM/sig_smM[2]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.324     6.824 r  SM/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.866    11.690    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    15.415 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.415    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.010ns  (logic 4.849ns (48.440%)  route 5.161ns (51.560%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 r  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 f  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.734     8.964    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.354     9.318 r  SM/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.315    11.632    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.701    15.333 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.333    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.005ns  (logic 4.681ns (46.782%)  route 5.325ns (53.218%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 r  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.704     8.934    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.326     9.260 r  SM/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.507    11.767    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.328 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.328    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 4.887ns (50.478%)  route 4.794ns (49.522%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 r  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.710     8.939    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.356     9.295 r  SM/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.971    11.267    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.737    15.003 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.003    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.632ns  (logic 4.891ns (50.781%)  route 4.741ns (49.219%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.720     5.323    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           1.097     6.938    SCORE_0_COUNTER/Q[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  SCORE_0_COUNTER/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           1.016     8.078    SM/CE_OBUF_inst_i_1_3
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     8.230 r  SM/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.704     8.934    SM/CA_OBUF_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.352     9.286 r  SM/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923    11.210    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.955 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.955    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.117ns  (logic 4.369ns (53.833%)  route 3.747ns (46.167%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.718     5.321    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.878     6.655    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.152     6.807 r  SM/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.869     9.676    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.437 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.437    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 4.292ns (54.217%)  route 3.625ns (45.783%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.718     5.321    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  SM/FSM_sequential_current_pos_reg[2]/Q
                         net (fo=13, routed)          0.760     6.500    SM/sig_smM[2]
    SLICE_X1Y84          LUT3 (Prop_lut3_I0_O)        0.299     6.799 r  SM/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.865     9.663    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.238 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.238    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TOGGLE/sigState_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.522ns (72.598%)  route 0.574ns (27.402%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    TOGGLE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDSE                                         r  TOGGLE/sigState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDSE (Prop_fdse_C_Q)         0.128     1.646 f  TOGGLE/sigState_reg/Q
                         net (fo=2, routed)           0.163     1.809    TOGGLE/sigState
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.102     1.911 r  TOGGLE/LED17_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     2.323    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.292     3.614 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.614    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.499ns (71.466%)  route 0.598ns (28.534%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.211     1.872    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.042     1.914 r  SM/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.387     2.301    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.316     3.616 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.616    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.422ns (63.772%)  route 0.808ns (36.228%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.219     1.880    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.045     1.925 r  SM/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.513    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.750 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.750    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.438ns (64.162%)  route 0.803ns (35.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.271     1.932    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.977 r  SM/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.509    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.761 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.761    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.426ns (61.154%)  route 0.906ns (38.846%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.211     1.872    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  SM/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.694     2.611    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.850 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.439ns (61.590%)  route 0.897ns (38.410%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.268     1.928    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.973 r  SM/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.603    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.855 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.855    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOGGLE/sigState_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.580ns (66.811%)  route 0.785ns (33.189%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    TOGGLE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDSE                                         r  TOGGLE/sigState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDSE (Prop_fdse_C_Q)         0.128     1.646 f  TOGGLE/sigState_reg/Q
                         net (fo=2, routed)           0.163     1.809    TOGGLE/sigState
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.098     1.907 r  TOGGLE/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.185     2.092    SM/CE
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.049     2.141 r  SM/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.437     2.578    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.883 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.883    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOGGLE/sigState_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.576ns (65.497%)  route 0.830ns (34.503%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.599     1.518    TOGGLE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDSE                                         r  TOGGLE/sigState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDSE (Prop_fdse_C_Q)         0.128     1.646 f  TOGGLE/sigState_reg/Q
                         net (fo=2, routed)           0.163     1.809    TOGGLE/sigState
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.098     1.907 r  TOGGLE/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.188     2.095    SM/CE
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.051     2.146 r  SM/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.479     2.626    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.299     3.925 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.925    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.485ns (61.174%)  route 0.943ns (38.826%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.271     1.932    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.046     1.978 r  SM/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.671     2.649    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.947 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.947    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.461ns (59.531%)  route 0.993ns (40.469%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.133     1.793    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  SM/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.698    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.973 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.973    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 1.488ns (53.124%)  route 1.313ns (46.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.313     2.801    BTNL_DEBOUNCE/BTNL_IBUF
    SLICE_X2Y88          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602     5.025    BTNL_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            SCORE_0_SYNC/sw_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 1.478ns (56.095%)  route 1.157ns (43.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.157     2.634    SCORE_0_SYNC/SW_IBUF
    SLICE_X2Y90          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603     5.026    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 1.467ns (56.337%)  route 1.137ns (43.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.137     2.605    BTNR_DEBOUNCE/BTNR_IBUF
    SLICE_X2Y82          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.597     5.020    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 1.486ns (61.123%)  route 0.945ns (38.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.945     2.431    BNTU_DEBOUNCE/BTNU_IBUF
    SLICE_X2Y88          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.602     5.025    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.480ns (62.230%)  route 0.898ns (37.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.898     2.378    BTND_DEBOUNCE/BTND_IBUF
    SLICE_X2Y82          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.597     5.020    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.248ns (42.358%)  route 0.337ns (57.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.585    BTND_DEBOUNCE/BTND_IBUF
    SLICE_X2Y82          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.869     2.034    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.254ns (41.393%)  route 0.359ns (58.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.359     0.613    BNTU_DEBOUNCE/BTNU_IBUF
    SLICE_X2Y88          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.235ns (36.010%)  route 0.418ns (63.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.418     0.654    BTNR_DEBOUNCE/BTNR_IBUF
    SLICE_X2Y82          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.869     2.034    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            SCORE_0_SYNC/sw_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.245ns (35.421%)  route 0.448ns (64.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF_inst/O
                         net (fo=1, routed)           0.448     0.693    SCORE_0_SYNC/SW_IBUF
    SLICE_X2Y90          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.876     2.041    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.256ns (33.006%)  route 0.519ns (66.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.519     0.775    BTNL_DEBOUNCE/BTNL_IBUF
    SLICE_X2Y88          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    BTNL_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK





