{
	"route__net": 526,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 133,
	"route__wirelength__iter:1": 6843,
	"route__drc_errors__iter:2": 44,
	"route__wirelength__iter:2": 6770,
	"route__drc_errors__iter:3": 23,
	"route__wirelength__iter:3": 6785,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 6762,
	"route__drc_errors": 0,
	"route__wirelength": 6762,
	"route__vias": 2972,
	"route__vias__singlecut": 2972,
	"route__vias__multicut": 0,
	"design__io": 34,
	"design__die__area": 13210.1,
	"design__core__area": 9639.24,
	"design__instance__count": 514,
	"design__instance__area": 4564.38,
	"design__instance__count__stdcell": 514,
	"design__instance__area__stdcell": 4564.38,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.47352,
	"design__instance__utilization__stdcell": 0.47352,
	"design__instance__count__class:clock_buffer": 13,
	"design__instance__count__class:timing_repair_buffer": 66,
	"design__instance__count__class:inverter": 69,
	"design__instance__count__class:clock_inverter": 2,
	"design__instance__count__class:sequential_cell": 64,
	"design__instance__count__class:multi_input_combinational_cell": 300,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}