0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Counter_x.v,1615340629,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/DataPath.v,,Counter_x,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/MIO_BUS.v,1614576941,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v,,MIO_BUS,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Multi_8CH32.v,1614654974,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v,,Multi_8CH32,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/RAM_B.v,1646201661,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SAnti_jitter.v,,RAM_B,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SAnti_jitter.v,1614665114,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v,,SAnti_jitter,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SPIO.v,1614665862,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v,,SPIO,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v,1613805654,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ImmGen.v,,Hex2Seg;HexTo8SEG,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v,1613805770,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/MIO_BUS.v,,MC14495_ZJU,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v,1613805326,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Multi_8CH32.v,,MUX2T1_64,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v,1613805518,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/RAM_B.v,,P2S,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v,1613805232,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v,,SSeg7_Dev,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v,1613805384,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VGA.v,,SSeg_map,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v,1613819706,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v,,Hex2Ascii,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VGA.v,1613820752,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaController.v,,VGA,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaController.v,1613819354,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDebugger.v,,VgaController,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDebugger.v,1613819618,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDisplay.v,,VgaDebugger,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDisplay.v,1682748139,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/clk_div.v,,VgaDisplay,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/Supplementary/clk_div.v,1646200926,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/regs.v,,clk_div,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.gen/sources_1/ip/ROM_D/sim/ROM_D.v,1682775651,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ALU.v,,ROM_D,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ALU.v,1682774739,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Counter_x.v,,ALU,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/CSSTE.v,1682747801,verilog,,,,CSSTE,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/DataPath.v,1682839807,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v,,DataPath,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ImmGen.v,1682776674,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v,,ImmGen,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v,1682748555,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU_ctrl.v,,SCPU,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU_ctrl.v,1682775226,verilog,,C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SPIO.v,,SCPU_ctrl,,,,,,,,
C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/regs.v,1682775917,verilog,,C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/CSSTE.v,,regs,,,,,,,,
