@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_1 (in view: work.top(verilog)) on net LED[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_2 (in view: work.top(verilog)) on net LED[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_3 (in view: work.top(verilog)) on net LED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_4 (in view: work.top(verilog)) on net LED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_5 (in view: work.top(verilog)) on net LED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_6 (in view: work.top(verilog)) on net LED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_7 (in view: work.top(verilog)) on net LED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO231 :"c:\embedded\fpga projects\spi_slave\spi_slave.sv":57:1:57:9|Found counter in view:work.SPI_Slave(verilog) instance cnt[7:0] 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_obuft_1_.un1[0] (in view: work.top(verilog)) on net LED[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_obuft_2_.un1[0] (in view: work.top(verilog)) on net LED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\embedded\fpga projects\spi_slave\top.sv":11:8:11:10|Tristate driver LED_obuft_3_.un1[0] (in view: work.top(verilog)) on net LED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: FX1056 |Writing EDF file: C:\embedded\FPGA projects\spi_slave\default_impl\spi_slave_default_impl.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
