int mlx4_SET_VLAN_FLTR(struct mlx4_dev *dev, struct mlx4_en_priv *priv)\r\n{\r\nstruct mlx4_cmd_mailbox *mailbox;\r\nstruct mlx4_set_vlan_fltr_mbox *filter;\r\nint i;\r\nint j;\r\nint index = 0;\r\nu32 entry;\r\nint err = 0;\r\nmailbox = mlx4_alloc_cmd_mailbox(dev);\r\nif (IS_ERR(mailbox))\r\nreturn PTR_ERR(mailbox);\r\nfilter = mailbox->buf;\r\nfor (i = VLAN_FLTR_SIZE - 1; i >= 0; i--) {\r\nentry = 0;\r\nfor (j = 0; j < 32; j++)\r\nif (test_bit(index++, priv->active_vlans))\r\nentry |= 1 << j;\r\nfilter->entry[i] = cpu_to_be32(entry);\r\n}\r\nerr = mlx4_cmd(dev, mailbox->dma, priv->port, 0, MLX4_CMD_SET_VLAN_FLTR,\r\nMLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);\r\nmlx4_free_cmd_mailbox(dev, mailbox);\r\nreturn err;\r\n}\r\nint mlx4_en_QUERY_PORT(struct mlx4_en_dev *mdev, u8 port)\r\n{\r\nstruct mlx4_en_query_port_context *qport_context;\r\nstruct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);\r\nstruct mlx4_en_port_state *state = &priv->port_state;\r\nstruct mlx4_cmd_mailbox *mailbox;\r\nint err;\r\nmailbox = mlx4_alloc_cmd_mailbox(mdev->dev);\r\nif (IS_ERR(mailbox))\r\nreturn PTR_ERR(mailbox);\r\nerr = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, port, 0,\r\nMLX4_CMD_QUERY_PORT, MLX4_CMD_TIME_CLASS_B,\r\nMLX4_CMD_WRAPPED);\r\nif (err)\r\ngoto out;\r\nqport_context = mailbox->buf;\r\nstate->link_state = !!(qport_context->link_up & MLX4_EN_LINK_UP_MASK);\r\nswitch (qport_context->link_speed & MLX4_EN_SPEED_MASK) {\r\ncase MLX4_EN_100M_SPEED:\r\nstate->link_speed = SPEED_100;\r\nbreak;\r\ncase MLX4_EN_1G_SPEED:\r\nstate->link_speed = SPEED_1000;\r\nbreak;\r\ncase MLX4_EN_10G_SPEED_XAUI:\r\ncase MLX4_EN_10G_SPEED_XFI:\r\nstate->link_speed = SPEED_10000;\r\nbreak;\r\ncase MLX4_EN_20G_SPEED:\r\nstate->link_speed = SPEED_20000;\r\nbreak;\r\ncase MLX4_EN_40G_SPEED:\r\nstate->link_speed = SPEED_40000;\r\nbreak;\r\ncase MLX4_EN_56G_SPEED:\r\nstate->link_speed = SPEED_56000;\r\nbreak;\r\ndefault:\r\nstate->link_speed = -1;\r\nbreak;\r\n}\r\nstate->transceiver = qport_context->transceiver;\r\nstate->flags = 0;\r\nstate->flags |= (qport_context->link_up & MLX4_EN_ANC_MASK) ?\r\nMLX4_EN_PORT_ANC : 0;\r\nstate->flags |= (qport_context->autoneg & MLX4_EN_AUTONEG_MASK) ?\r\nMLX4_EN_PORT_ANE : 0;\r\nout:\r\nmlx4_free_cmd_mailbox(mdev->dev, mailbox);\r\nreturn err;\r\n}\r\nint mlx4_en_DUMP_ETH_STATS(struct mlx4_en_dev *mdev, u8 port, u8 reset)\r\n{\r\nstruct mlx4_en_stat_out_mbox *mlx4_en_stats;\r\nstruct mlx4_en_priv *priv = netdev_priv(mdev->pndev[port]);\r\nstruct net_device_stats *stats = &priv->stats;\r\nstruct mlx4_cmd_mailbox *mailbox;\r\nu64 in_mod = reset << 8 | port;\r\nint err;\r\nint i;\r\nmailbox = mlx4_alloc_cmd_mailbox(mdev->dev);\r\nif (IS_ERR(mailbox))\r\nreturn PTR_ERR(mailbox);\r\nerr = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, in_mod, 0,\r\nMLX4_CMD_DUMP_ETH_STATS, MLX4_CMD_TIME_CLASS_B,\r\nMLX4_CMD_WRAPPED);\r\nif (err)\r\ngoto out;\r\nmlx4_en_stats = mailbox->buf;\r\nspin_lock_bh(&priv->stats_lock);\r\nstats->rx_packets = 0;\r\nstats->rx_bytes = 0;\r\npriv->port_stats.rx_chksum_good = 0;\r\npriv->port_stats.rx_chksum_none = 0;\r\npriv->port_stats.rx_chksum_complete = 0;\r\nfor (i = 0; i < priv->rx_ring_num; i++) {\r\nstats->rx_packets += priv->rx_ring[i]->packets;\r\nstats->rx_bytes += priv->rx_ring[i]->bytes;\r\npriv->port_stats.rx_chksum_good += priv->rx_ring[i]->csum_ok;\r\npriv->port_stats.rx_chksum_none += priv->rx_ring[i]->csum_none;\r\npriv->port_stats.rx_chksum_complete += priv->rx_ring[i]->csum_complete;\r\n}\r\nstats->tx_packets = 0;\r\nstats->tx_bytes = 0;\r\npriv->port_stats.tx_chksum_offload = 0;\r\npriv->port_stats.queue_stopped = 0;\r\npriv->port_stats.wake_queue = 0;\r\npriv->port_stats.tso_packets = 0;\r\npriv->port_stats.xmit_more = 0;\r\nfor (i = 0; i < priv->tx_ring_num; i++) {\r\nconst struct mlx4_en_tx_ring *ring = priv->tx_ring[i];\r\nstats->tx_packets += ring->packets;\r\nstats->tx_bytes += ring->bytes;\r\npriv->port_stats.tx_chksum_offload += ring->tx_csum;\r\npriv->port_stats.queue_stopped += ring->queue_stopped;\r\npriv->port_stats.wake_queue += ring->wake_queue;\r\npriv->port_stats.tso_packets += ring->tso_packets;\r\npriv->port_stats.xmit_more += ring->xmit_more;\r\n}\r\nstats->rx_errors = be64_to_cpu(mlx4_en_stats->PCS) +\r\nbe32_to_cpu(mlx4_en_stats->RdropLength) +\r\nbe32_to_cpu(mlx4_en_stats->RJBBR) +\r\nbe32_to_cpu(mlx4_en_stats->RCRC) +\r\nbe32_to_cpu(mlx4_en_stats->RRUNT);\r\nstats->tx_errors = be32_to_cpu(mlx4_en_stats->TDROP);\r\nstats->multicast = be64_to_cpu(mlx4_en_stats->MCAST_prio_0) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_1) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_2) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_3) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_4) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_5) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_6) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_prio_7) +\r\nbe64_to_cpu(mlx4_en_stats->MCAST_novlan);\r\nstats->collisions = 0;\r\nstats->rx_length_errors = be32_to_cpu(mlx4_en_stats->RdropLength);\r\nstats->rx_over_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);\r\nstats->rx_crc_errors = be32_to_cpu(mlx4_en_stats->RCRC);\r\nstats->rx_frame_errors = 0;\r\nstats->rx_fifo_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);\r\nstats->rx_missed_errors = be32_to_cpu(mlx4_en_stats->RdropOvflw);\r\nstats->tx_aborted_errors = 0;\r\nstats->tx_carrier_errors = 0;\r\nstats->tx_fifo_errors = 0;\r\nstats->tx_heartbeat_errors = 0;\r\nstats->tx_window_errors = 0;\r\npriv->pkstats.broadcast =\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_0) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_1) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_2) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_3) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_4) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_5) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_6) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_prio_7) +\r\nbe64_to_cpu(mlx4_en_stats->RBCAST_novlan);\r\npriv->pkstats.rx_prio[0] = be64_to_cpu(mlx4_en_stats->RTOT_prio_0);\r\npriv->pkstats.rx_prio[1] = be64_to_cpu(mlx4_en_stats->RTOT_prio_1);\r\npriv->pkstats.rx_prio[2] = be64_to_cpu(mlx4_en_stats->RTOT_prio_2);\r\npriv->pkstats.rx_prio[3] = be64_to_cpu(mlx4_en_stats->RTOT_prio_3);\r\npriv->pkstats.rx_prio[4] = be64_to_cpu(mlx4_en_stats->RTOT_prio_4);\r\npriv->pkstats.rx_prio[5] = be64_to_cpu(mlx4_en_stats->RTOT_prio_5);\r\npriv->pkstats.rx_prio[6] = be64_to_cpu(mlx4_en_stats->RTOT_prio_6);\r\npriv->pkstats.rx_prio[7] = be64_to_cpu(mlx4_en_stats->RTOT_prio_7);\r\npriv->pkstats.tx_prio[0] = be64_to_cpu(mlx4_en_stats->TTOT_prio_0);\r\npriv->pkstats.tx_prio[1] = be64_to_cpu(mlx4_en_stats->TTOT_prio_1);\r\npriv->pkstats.tx_prio[2] = be64_to_cpu(mlx4_en_stats->TTOT_prio_2);\r\npriv->pkstats.tx_prio[3] = be64_to_cpu(mlx4_en_stats->TTOT_prio_3);\r\npriv->pkstats.tx_prio[4] = be64_to_cpu(mlx4_en_stats->TTOT_prio_4);\r\npriv->pkstats.tx_prio[5] = be64_to_cpu(mlx4_en_stats->TTOT_prio_5);\r\npriv->pkstats.tx_prio[6] = be64_to_cpu(mlx4_en_stats->TTOT_prio_6);\r\npriv->pkstats.tx_prio[7] = be64_to_cpu(mlx4_en_stats->TTOT_prio_7);\r\nspin_unlock_bh(&priv->stats_lock);\r\nout:\r\nmlx4_free_cmd_mailbox(mdev->dev, mailbox);\r\nreturn err;\r\n}
