# yaml-language-server: $schema=schema.json
version: 2.0.0

config:
  name: MIPS-32
  word_size: 32
  description: The MIPS processor was developed by Dr.John Hennessey and his graduate students at Stanford University in the early 1980s. It is currently one of the major processors in the embedded processor market.
  endianness: big_endian
  memory_alignment: true
  main_function: main
  passing_convention: true
  sensitive_register_name: true
  comment_prefix: "#"
  start_address: 0x0
  pc_offset: 0
  byte_size: 8
  plugin: mips
  assemblers:
    - name: CreatorAssembler
      description: "Default Creator Compiler"

components:
  - name: Control registers
    type: ctrl_registers
    double_precision: false
    elements:
      - name:
          - PC
        nbits: 32
        value: 0
        default_value: 0
        encoding: 0
        properties:
          - read
          - write
          - program_counter
      - name:
          - EPC
        nbits: 32
        value: 0
        default_value: 0
        encoding: 1
        properties:
          - read
          - write
          - exception_program_counter
      - name:
          - CAUSE
        nbits: 32
        value: 0
        default_value: 0
        encoding: 2
        properties:
          - read
          - write
          - event_cause
      - name:
          - BADVADDR
        nbits: 32
        value: 0
        default_value: 0
        encoding: 3
        properties:
          - read
          - write
      - name:
          - STATUS
        nbits: 32
        value: 0
        default_value: 0
        encoding: 4
        properties:
          - read
          - write
          - status_register
      - name:
          - HI
        nbits: 32
        value: 0
        default_value: 0
        encoding: 5
        properties:
          - read
          - write
      - name:
          - LO
        nbits: 32
        value: 0
        default_value: 0
        encoding: 6
        properties:
          - read
          - write
      - name:
          - FIR
        nbits: 32
        value: 0
        default_value: 0
        encoding: 7
        properties:
          - read
          - write
      - name:
          - FCSR
        nbits: 32
        value: 0
        default_value: 0
        encoding: 8
        properties:
          - read
          - write
      - name:
          - FCCR
        nbits: 32
        value: 0
        default_value: 0
        encoding: 9
        properties:
          - read
          - write
      - name:
          - FEXR
        nbits: 32
        value: 0
        default_value: 0
        encoding: 10
        properties:
          - read
          - write
  - name: Integer registers
    type: int_registers
    double_precision: false
    elements:
      - name:
          - r0
          - zero
        nbits: 32
        value: 0
        default_value: 0
        encoding: 0
        properties:
          - read
      - name:
          - r1
          - at
        nbits: 32
        value: 0
        default_value: 0
        encoding: 1
        properties:
          - read
          - write
      - name:
          - r2
          - v0
        nbits: 32
        value: 0
        default_value: 0
        encoding: 2
        properties:
          - read
          - write
      - name:
          - r3
          - v1
        nbits: 32
        value: 0
        default_value: 0
        encoding: 3
        properties:
          - read
          - write
      - name:
          - r4
          - a0
        nbits: 32
        value: 0
        default_value: 0
        encoding: 4
        properties:
          - read
          - write
      - name:
          - r5
          - a1
        nbits: 32
        value: 0
        default_value: 0
        encoding: 5
        properties:
          - read
          - write
      - name:
          - r6
          - a2
        nbits: 32
        value: 0
        default_value: 0
        encoding: 6
        properties:
          - read
          - write
      - name:
          - r7
          - a3
        nbits: 32
        value: 0
        default_value: 0
        encoding: 7
        properties:
          - read
          - write
      - name:
          - r8
          - t0
        nbits: 32
        value: 0
        default_value: 0
        encoding: 8
        properties:
          - read
          - write
      - name:
          - r9
          - t1
        nbits: 32
        value: 0
        default_value: 0
        encoding: 9
        properties:
          - read
          - write
      - name:
          - r10
          - t2
        nbits: 32
        value: 0
        default_value: 0
        encoding: 10
        properties:
          - read
          - write
      - name:
          - r11
          - t3
        nbits: 32
        value: 0
        default_value: 0
        encoding: 11
        properties:
          - read
          - write
      - name:
          - r12
          - t4
        nbits: 32
        value: 0
        default_value: 0
        encoding: 12
        properties:
          - read
          - write
      - name:
          - r13
          - t5
        nbits: 32
        value: 0
        default_value: 0
        encoding: 13
        properties:
          - read
          - write
      - name:
          - r14
          - t6
        nbits: 32
        value: 0
        default_value: 0
        encoding: 14
        properties:
          - read
          - write
      - name:
          - r15
          - t7
        nbits: 32
        value: 0
        default_value: 0
        encoding: 15
        properties:
          - read
          - write
      - name:
          - r16
          - s0
        nbits: 32
        value: 0
        default_value: 0
        encoding: 16
        properties:
          - read
          - write
          - saved
      - name:
          - r17
          - s1
        nbits: 32
        value: 0
        default_value: 0
        encoding: 17
        properties:
          - read
          - write
          - saved
      - name:
          - r18
          - s2
        nbits: 32
        value: 0
        default_value: 0
        encoding: 18
        properties:
          - read
          - write
          - saved
      - name:
          - r19
          - s3
        nbits: 32
        value: 0
        default_value: 0
        encoding: 19
        properties:
          - read
          - write
          - saved
      - name:
          - r20
          - s4
        nbits: 32
        value: 0
        default_value: 0
        encoding: 20
        properties:
          - read
          - write
          - saved
      - name:
          - r21
          - s5
        nbits: 32
        value: 0
        default_value: 0
        encoding: 21
        properties:
          - read
          - write
          - saved
      - name:
          - r22
          - s6
        nbits: 32
        value: 0
        default_value: 0
        encoding: 22
        properties:
          - read
          - write
          - saved
      - name:
          - r23
          - s7
        nbits: 32
        value: 0
        default_value: 0
        encoding: 23
        properties:
          - read
          - write
          - saved
      - name:
          - r24
          - t8
        nbits: 32
        value: 0
        default_value: 0
        encoding: 24
        properties:
          - read
          - write
      - name:
          - r25
          - t9
        nbits: 32
        value: 0
        default_value: 0
        encoding: 25
        properties:
          - read
          - write
      - name:
          - r26
          - k0
        nbits: 32
        value: 0
        default_value: 0
        encoding: 26
        properties:
          - read
          - write
      - name:
          - r27
          - k1
        nbits: 32
        value: 0
        default_value: 0
        encoding: 27
        properties:
          - read
          - write
      - name:
          - r28
          - gp
        nbits: 32
        value: 0
        default_value: 0
        encoding: 28
        properties:
          - read
          - write
          - global_pointer
      - name:
          - r29
          - sp
        nbits: 32
        value: 268435452
        default_value: 268435452
        encoding: 29
        properties:
          - read
          - write
          - stack_pointer
      - name:
          - r30
          - fp
        nbits: 32
        value: 0
        default_value: 0
        encoding: 30
        properties:
          - read
          - write
          - frame_pointer
      - name:
          - r31
          - ra
        nbits: 32
        value: 4294967295
        default_value: 4294967295
        encoding: 31
        properties:
          - read
          - write
  - name: 32-bit FP registers
    type: fp_registers
    double_precision: false
    elements:
      - name:
          - f0
        nbits: 32
        value: 0
        default_value: 0
        encoding: 0
        properties:
          - read
          - write
      - name:
          - f1
        nbits: 32
        value: 0
        default_value: 0
        encoding: 1
        properties:
          - read
          - write
      - name:
          - f2
        nbits: 32
        value: 0
        default_value: 0
        encoding: 2
        properties:
          - read
          - write
      - name:
          - f3
        nbits: 32
        value: 0
        default_value: 0
        encoding: 3
        properties:
          - read
          - write
      - name:
          - f4
        nbits: 32
        value: 0
        default_value: 0
        encoding: 4
        properties:
          - read
          - write
      - name:
          - f5
        nbits: 32
        value: 0
        default_value: 0
        encoding: 5
        properties:
          - read
          - write
      - name:
          - f6
        nbits: 32
        value: 0
        default_value: 0
        encoding: 6
        properties:
          - read
          - write
      - name:
          - f7
        nbits: 32
        value: 0
        default_value: 0
        encoding: 7
        properties:
          - read
          - write
      - name:
          - f8
        nbits: 32
        value: 0
        default_value: 0
        encoding: 8
        properties:
          - read
          - write
      - name:
          - f9
        nbits: 32
        value: 0
        default_value: 0
        encoding: 9
        properties:
          - read
          - write
      - name:
          - f10
        nbits: 32
        value: 0
        default_value: 0
        encoding: 10
        properties:
          - read
          - write
      - name:
          - f11
        nbits: 32
        value: 0
        default_value: 0
        encoding: 11
        properties:
          - read
          - write
      - name:
          - f12
        nbits: 32
        value: 0
        default_value: 0
        encoding: 12
        properties:
          - read
          - write
      - name:
          - f13
        nbits: 32
        value: 0
        default_value: 0
        encoding: 13
        properties:
          - read
          - write
      - name:
          - f14
        nbits: 32
        value: 0
        default_value: 0
        encoding: 14
        properties:
          - read
          - write
      - name:
          - f15
        nbits: 32
        value: 0
        default_value: 0
        encoding: 15
        properties:
          - read
          - write
      - name:
          - f16
        nbits: 32
        value: 0
        default_value: 0
        encoding: 16
        properties:
          - read
          - write
      - name:
          - f17
        nbits: 32
        value: 0
        default_value: 0
        encoding: 17
        properties:
          - read
          - write
      - name:
          - f18
        nbits: 32
        value: 0
        default_value: 0
        encoding: 18
        properties:
          - read
          - write
      - name:
          - f19
        nbits: 32
        value: 0
        default_value: 0
        encoding: 19
        properties:
          - read
          - write
      - name:
          - f20
        nbits: 32
        value: 0
        default_value: 0
        encoding: 20
        properties:
          - read
          - write
      - name:
          - f21
        nbits: 32
        value: 0
        default_value: 0
        encoding: 21
        properties:
          - read
          - write
      - name:
          - f22
        nbits: 32
        value: 0
        default_value: 0
        encoding: 22
        properties:
          - read
          - write
      - name:
          - f23
        nbits: 32
        value: 0
        default_value: 0
        encoding: 23
        properties:
          - read
          - write
      - name:
          - f24
        nbits: 32
        value: 0
        default_value: 0
        encoding: 24
        properties:
          - read
          - write
      - name:
          - f25
        nbits: 32
        value: 0
        default_value: 0
        encoding: 25
        properties:
          - read
          - write
      - name:
          - f26
        nbits: 32
        value: 0
        default_value: 0
        encoding: 26
        properties:
          - read
          - write
      - name:
          - f27
        nbits: 32
        value: 0
        default_value: 0
        encoding: 27
        properties:
          - read
          - write
      - name:
          - f28
        nbits: 32
        value: 0
        default_value: 0
        encoding: 28
        properties:
          - read
          - write
      - name:
          - f29
        nbits: 32
        value: 0
        default_value: 0
        encoding: 29
        properties:
          - read
          - write
      - name:
          - f30
        nbits: 32
        value: 0
        default_value: 0
        encoding: 30
        properties:
          - read
          - write
      - name:
          - f31
        nbits: 32
        value: 0
        default_value: 0
        encoding: 31
        properties:
          - read
          - write

templates:
  - name: I
    type: Arithmetic integer
    nwords: 1
    clk_cycles: 1
    fields:
      # The order of these fields != the order in the ASSEMBLY
      # That's what the "order" field is for.
      #
      # For the order of the fields in the instruction encoding,
      # the "startbit" and "stopbit" fields are used
      - name: opcode
        type: co
        startbit: 31
        stopbit: 26
        order: 0
      - name: rs
        type: INT-Reg
        startbit: 25
        stopbit: 21
        suffix: ","
        order:
          2 # Notice this 2 here, corresponding with the instruction format
          # Example: addi rt, rs, immediate
        prefix: "$"
      - name: rt
        type: INT-Reg
        startbit: 20
        stopbit: 16
        order: 1
        prefix: "$"
        suffix: ","
      - name: imm
        type: imm-signed
        startbit: 15
        stopbit: 0
        order: 3

  - name: I_PCREL
    type: Arithmetic integer
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode
        type: co
        startbit: 31
        stopbit: 26
        order: 0
        value: "111011"
      - name: rs
        type: INT-Reg
        startbit: 25
        stopbit: 21
        order: 1
        prefix: "$"
        suffix: ","
      - name: funct
        type: cop
        startbit: 20
        stopbit: 16
      - name: imm
        type: imm-signed
        startbit: 15
        stopbit: 0
        order: 2

  - name: R
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode
        type: co
        startbit: 31
        stopbit: 26
        value: "000000"
        order: 0
      - name: rs
        type: INT-Reg
        startbit: 25
        stopbit: 21
        order: 3
        prefix: "$"
      - name: rt
        type: INT-Reg
        startbit: 20
        stopbit: 16
        order: 2
        prefix: "$"
        suffix: ","
      - name: rd
        type: INT-Reg
        startbit: 15
        stopbit: 11
        order: 1
        prefix: "$"
        suffix: ","
      - name: cop
        type: cop
        startbit: 5
        stopbit: 0

  - name: Custom
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode
        type: co
        startbit: 31
        stopbit: 26
        order: 0

  - name: FPU_I # I-Type (Immediate) FPU Instruction Format
    type: Arithmetic floating point
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode # COP1 field, but it has to be called opcode here
        type: co
        startbit: 31
        stopbit: 26
        order: 0
      - name: base # CPU register: base address for address calculations.
        type: INT-Reg
        startbit: 25
        stopbit: 21
        order: 2
        prefix: "$"
        suffix: ","
      - name: ft # FPU register: source (for stores, arithmetic) or destination (for loads).
        type: SFP-Reg
        startbit: 20
        stopbit: 16
        order: 1
        prefix: "$"
        suffix: ","
      - name: offset # Signed offset field used in address calculations.
        type: offset_bytes
        startbit: 15
        stopbit: 0
        order: 3

  - name: FPU_R # R-Type (Register) FPU Instruction Format
    type: Arithmetic floating point
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode # Coprocessor 1 primary opcode value in op field
        type: co
        startbit: 31
        stopbit: 26
        order: 0
        value: "010001"
      - name: fmt # Destination and/or operand type (format) specifier
        type: INT-Reg
        startbit: 25
        stopbit: 21
        prefix: "$"
      - name: ft # FPU register: source (for stores, arithmetic) or destination (for loads).
        type: SFP-Reg
        startbit: 20
        stopbit: 16
        order: 3
        prefix: "$"
      - name: fs # FPU register: source.
        type: SFP-Reg
        startbit: 15
        stopbit: 11
        order: 2
        prefix: "$"
        suffix: ","
      - name: fd # FPU register: destination (arithmetic, loads, move-to) or source (stores, move-from).
        type: SFP-Reg
        startbit: 10
        stopbit: 6
        order: 1
        prefix: "$"
        suffix: ","
      - name: function # Field specifying a function within a particular op operation code.
        type: cop
        startbit: 5
        stopbit: 0

  - name: FPU_Compare # FPU Compare Instruction Format
    type: Arithmetic floating point
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode # Coprocessor 1 primary opcode value in op field
        type: co
        startbit: 31
        stopbit: 26
        order: 0
        value: "010001"
      - name: fmt # Operand type (format) specifier
        type: cop
        startbit: 25
        stopbit: 21
      - name: ft # FPU register: source (for stores, arithmetic) or destination (for loads).
        type: SFP-Reg
        startbit: 20
        stopbit: 16
        order: 3
        prefix: "$"
      - name: fs # FPU register: source.
        type: SFP-Reg
        startbit: 15
        stopbit: 11
        order: 2
        prefix: "$"
        suffix: ","
      - name: cc # Condition Code specifier; for architectural levels prior to MIPS IV, this must be set to zero.
        type: imm-unsigned
        startbit: 10
        stopbit: 8
        order: 1
        suffix: ","
      - name: zero
        type: cop
        startbit: 7
        stopbit: 6
        value: "00"
      - name: cond # Condition field
        type: cop
        startbit: 5
        stopbit: 0

  - name: FPU_RI # Register-Immediate FPU Instruction Format
    type: Arithmetic floating point
    nwords: 1
    clk_cycles: 1
    fields:
      - name: opcode # Coprocessor 1 primary opcode value in op field.
        type: co
        startbit: 31
        stopbit: 26
        order: 0
        value: "010001"
      - name: sub # Operation subcode field for COP1 register immediate-mode instructions.
        type: cop
        startbit: 25
        stopbit: 21
        prefix: "$"
      - name: rt #
        type: SFP-Reg
        startbit: 20
        stopbit: 16
        order: 3
        prefix: "$"
      - name: fs # FPU register: source.
        type: SFP-Reg
        startbit: 15
        stopbit: 11
        order: 2
        prefix: "$"

instructions:
  MIPS32:
    - name: abs.s
      type: Arithmetic floating point
      template: FPU_R
      nwords: 1
      clk_cycles: 1
      fields:
        - field: function
          value: "000101"
        - field: ft
          order: null
          value: "00000"
      preoperation: |
        let fsValue = CAPI.FS.uint2float32(registers[fs]);
      postoperation: |
        fd = CAPI.FS.float322uint(result);
      definition: |
        let result = Math.abs(fsValue);

    - name: add
      template: R
      help: Sum with overflow
      nwords: 1
      clk_cycles: 1
      fields:
        - field: cop
          value: "100000"
      definition: |
        var isover = CAPI.VALIDATION.isOverflow(registers[rs], registers[rt], registers[rs]+registers[rt]);
        if (!isover){ 
          registers[rd] = registers[rs] + registers[rt]; 
        } else { 
          console.log('Integer Overflow'); 
        }

    - name: add.s
      template: FPU_R
      type: Arithmetic floating point
      help: Add the register fs and ft and store the result in fd (float)
      nwords: 1
      clk_cycles: 1
      fields:
        - field: function
          value: "000000"
        - field: fmt
          value: "00000"
          type: cop
      preoperation: |
        fsValue = CAPI.FS.uint2float32(registers[fs]);
        ftValue = CAPI.FS.uint2float32(registers[ft]);
      postoperation: |
        registers[fd] = CAPI.FS.float322uint(result);
      definition: |
        let result = fsValue + ftValue;

    - name: add.d
      template: FPU_R
      type: Arithmetic floating point
      help: Add the register fs and ft and store the result in fd (double)
      nwords: 1
      clk_cycles: 1
      fields:
        - field: function
          value: "000000"
        - field: fmt
          type: cop
          value: "00001"
        - field: fd
          type: SFP-Reg
        - field: fs
          type: SFP-Reg
        - field: ft
          type: SFP-Reg
      preoperation: |
        let val1 = CAPI.ARCH.readDouble(fs);
        let val2 = CAPI.ARCH.readDouble(ft);
      postoperation: |
        CAPI.ARCH.writeDouble(result, fd);
      definition: |
        let result = val1 + val2;

    - name: addi
      template: I
      type: Arithmetic integer
      help: Add an immediate number with overflow
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "001000"
      definition: |
        var isover = CAPI.VALIDATION.isOverflow(registers[rs], imm, registers[rs]+imm);
        if (!isover){ 
          registers[rt] = registers[rs] + imm; 
        } else { 
          console.log('Integer Overflow'); 
        }

    - name: addiu
      template: I
      type: Arithmetic integer
      help: Add an immediate number without overflow
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "001001"
      definition: |
        registers[rt] = registers[rs] + imm;

    - name: addu
      template: R
      help: Add Unsigned Word
      nwords: 1
      clk_cycles: 1
      fields:
        - field: cop
          value: "100001"
      definition: |
        registers[rd] = registers[rs] + registers[rt];

    - name: and
      template: R
      help: Bitwise AND
      nwords: 1
      clk_cycles: 1
      fields:
        - field: cop
          value: "100100"
      definition: |
        registers[rd] = registers[rs] & registers[rt];

    - name: andi
      template: I
      help: Bitwise AND Immediate
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "001100"
      definition: |
        registers[rt] = registers[rs] & (imm & 0xFFFF);

    - name: bc
      template: Custom
      type: Conditional bifurcation
      help: Branch, Compact
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "110010"
        - field: offset
          startbit: 25
          stopbit: 0
          type: imm-signed
          order: 1
      definition: |
        // Not implemented

    - name: bc1eqz
      template: FPU_I
      type: Conditional bifurcation
      help: Branch if Coprocessor 1 (FPU) Register Bit 0 is Equal to Zero
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "010001"
        - field: base # We're overriding this field since its part of the opcode in this instruction
          value: "01001"
          type: cop
          order: null
      definition: |
        if (ft & 1 == 0){ 
          registers.PC = registers.PC - 4n + offset
        }

    - name: bc1f
      template: Custom
      type: Conditional bifurcation
      help: Branch on Coprocessor 1 (FPU) False
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "010001"
        - field: cop1
          type: cop
          value: "01000"
          startbit: 25
          stopbit: 21
        - field: cc
          type: imm-unsigned
          startbit: 20
          stopbit: 18
        - field: "offset"
          type: offset_bytes
          startbit: 15
          stopbit: 0
          padding: 2
        - field: cop2
          type: cop
          startbit: 17
          stopbit: 16
          value: "00"
      definition: |
        if ((registers.FCSR & (1 << ((cc == 0 ? 0 : cc+1) + 23))) == 0) {
            registers.PC = registers.PC - 4n + offset
        }

    - name: bc1nez
      template: FPU_I
      type: Conditional bifurcation
      help: Branch if Coprocessor 1 (FPU) Register Bit 0 is Not Equal to Zero
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "010001"
        - field: base # We're overriding this field since its part of the opcode in this instruction
          value: "01101"
          type: cop
          order: null
      definition: |
        if (registers[ft] & 1 != 0){ 
          registers.PC = registers.PC + ((offset << 16n) >> 14n)
        }

    - name: bc1t
      template: Custom
      type: Conditional bifurcation
      help: Branch on Coprocessor 1 (FPU) True
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "010001"
        - field: cop
          type: cop
          value: "01000"
          startbit: 25
          stopbit: 21
        - field: cc
          type: imm-unsigned
          startbit: 20
          stopbit: 18
        - field: "offset"
          type: offset_bytes
          startbit: 15
          stopbit: 0
          padding: 2
        - field: cop
          type: cop
          startbit: 17
          stopbit: 16
          value: "01"
      definition: |
        if ((registers.FCSR & (1 << ((cc == 0 ? 0 : cc+1) + 23))) != 0) {
            registers.PC = registers.PC - 4n + offset
        }

    - name: beq
      template: I
      help: Branch if Equal
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000100"
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) == CAPI.FP.uint2int(registers[rt])) {
          registers.PC = registers.PC - 4n + imm;
        }

    - name: bgez
      template: I
      help: Branch on Greater Than or Equal to Zero
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000001"
        - field: rt
          value: "00001"
          type: cop
          order: null
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) >= 0) {
          registers.PC = registers.PC - 4n + imm;
        }

    - name: bgezal
      template: I
      help: Branch on Greater Than or Equal to Zero and Link
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000001"
        - field: rt
          value: "10001"
          type: cop
          order: null
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) >= 0) {
          registers.PC = registers.PC - 4n + imm;
          CAPI.CHECK_STACK.begin(registers[rs]);
          CAPI.DRAW_STACK.begin(registers[rs]);
        }

    - name: bgtz
      template: I
      help: Branch on Greater Than Zero
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000111"
        - field: rt
          value: "00000"
          order: null
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) > 0) {
          registers.PC = registers.PC - 4n + imm;
        }

    - name: blez
      template: I
      help: Branch on Less Than or Equal to Zero
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000110"
        - field: rt
          value: "00000"
          order: null
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) <= 0) {
          registers.PC = registers.PC - 4n + imm;
        }

    - name: bltz
      template: I
      help: Branch on Less Than Zero
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000001"
        - field: rt
          value: "00000"
          type: cop # On this one it's actually part of the opcode, unlike the others
          order: null
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) < 0) {
          registers.PC = registers.PC - 4n + imm;
        }

    - name: bne
      template: I
      help: Branch if Not Equal
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "000101"
        - field: imm
          type: offset_bytes
      definition: |
        if (CAPI.FP.uint2int(registers[rs]) != CAPI.FP.uint2int(registers[rt])) {
          registers.PC = registers.PC - 4n + imm;
        }

    - name: c.eq.s
      template: FPU_Compare
      type: Logic
      help: Compare Equal (Single Precision)
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          value: "010001"
        - field: fmt
          value: "00001"
        - field: cond
          startbit: 3
          stopbit: 0
          value: "0010"
        - field: fc
          type: cop
          startbit: 5
          stopbit: 4
          value: "11"

      definition: |
        let off = CAPI.FP.int2uint(cc)

        if (off != 0) {
            off = off + 1;
        }

        let condition = (ft == fs) ? 1n : 0n;

        registers.FCSR = (registers.FCSR & ((24 + off) >= 32 ? 0 : (-1 << (24 + off)))) | (condition << (23 + off)) | (registers.FCSR & (-1 >>> (9 - off))); registers.FCCR = condition;

    # From this point on, the instructions were converted automatically from the old CREATOR format.
    - name: c.ole.d
      template: Custom
      type: Logic
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: cc
          type: imm-unsigned
          startbit: 10
          stopbit: 8
          order: 1
          suffix: ","
        - field: cond
          type: cop
          startbit: 3
          stopbit: 0
          value: "0110"
      preoperation: |
        let val1 = CAPI.ARCH.readDouble(fs);
        let val2 = CAPI.ARCH.readDouble(ft);
      definition: |
        var off = CAPI.FP.int2uint(cc);
        if (off != 0) {
            off = off + 1;
        }
        var condition = (val1 <= val2) ? 1n : 0n;
        registers.FCSR = (registers.FCSR & ((24 + off) >= 32 ? 0 : (-1 << (24 + off)))) | (condition << (23 + off)) | (registers.FCSR & (-1 >>> (9 - off)));
        registers.FCCR = condition;
    - name: c.ole.s
      template: Custom
      type: Logic
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: cc
          type: imm-unsigned
          startbit: 10
          stopbit: 8
          order: 1
          suffix: ","
        - field: cond
          type: cop
          startbit: 3
          stopbit: 0
          value: "0110"
      definition: |-
        var off = CAPI.FP.int2uint(cc) ;
        if (off != 0) {
            off = off +1;
        }
        var condition = (registers[fs] <= registers[ft]) ? 1n : 0n;
        registers.FCSR = (registers.FCSR & ((24 + off) >= 32 ? 0 : (-1 << (24 + off)))) | (condition << (23+off)) | (registers.FCSR & (-1 >>> (9 - off))); registers.FCCR = condition
    - name: c.olt.d
      template: Custom
      type: Logic
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: cc
          type: imm-unsigned
          startbit: 10
          stopbit: 8
          order: 1
          suffix: ","
        - field: cond
          type: cop
          startbit: 3
          stopbit: 0
          value: "0100"
      preoperation: |
        let val1 = CAPI.ARCH.readDouble(fs);
        let val2 = CAPI.ARCH.readDouble(ft);
      definition: |
        var off = CAPI.FP.int2uint(cc);
        if (off != 0) {
            off = off + 1;
        }
        var condition = (val1 < val2) ? 1n : 0n;
        registers.FCSR = (registers.FCSR & ((24 + off) >= 32 ? 0 : (-1 << (24 + off)))) | (condition << (23 + off)) | (registers.FCSR & (-1 >>> (9 - off)));
        registers.FCCR = condition;
    - name: c.olt.s
      template: Custom
      type: Logic
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: cc
          type: imm-unsigned
          startbit: 10
          stopbit: 8
          order: 1
          suffix: ","
        - field: cond
          type: cop
          startbit: 3
          stopbit: 0
          value: "0100"
      definition: |-
        var off = CAPI.FP.int2uint(cc) ;
        if (off != 0) {
            off = off +1;
        }
        var condition = (registers[fs] < registers[ft]) ? 1n : 0n;
        registers.FCSR = (registers.FCSR & ((24 + off) >= 32 ? 0 : (-1 << (24 + off)))) | (condition << (23+off)) | (registers.FCSR & (-1 >>> (9 - off))); registers.FCCR = condition
    - name: cvt.d.s
      template: Custom
      type: Arithmetic floating point
      help: "Turn a float into a double, the result is saved in fd"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100001"
      definition: registers[fd] = registers[fs];
    - name: cvt.d.w
      template: Custom
      type: Arithmetic floating point
      help: "Convert an integer to a double, the result is saved in fd"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100001"
      definition: registers[fd] = registers[fs];
    - name: cvt.s.d
      template: Custom
      type: Arithmetic floating point
      help: "Turn a double into a float, the result is saved in fd"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 2
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100000"
      definition: |
        let val = CAPI.FS.uint2float32(registers[fs]);
        CAPI.ARCH.writeDouble(val, fd);
    - name: cvt.s.w
      template: Custom
      type: Arithmetic floating point
      help: "Convert an integer into a float, the result is saved in fd"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00010"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100000"
      definition: registers[fd] = parseFloat(float2int_v2(registers[fs]));
    - name: cvt.w.d
      template: Custom
      type: Arithmetic floating point
      help: "Convert a double into an integer, the result is saved in Rdest"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100100"
      definition: |
        let val = CAPI.ARCH.readDouble(fs);
        CAPI.REG.write(BigInt(Math.trunc(val)), fd);
    - name: cvt.w.s
      template: Custom
      type: Arithmetic floating point
      help: "Convert a float into an integer, the result is saved in Rdest"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100100"
      definition: registers[fd] = parseInt(registers[fs]);
    - name: div
      template: Custom
      type: Arithmetic integer
      help: Divide with overflow
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop1
          type: cop
          startbit: 10
          stopbit: 6
          value: "00010"
        - field: cop2
          type: cop
          startbit: 5
          stopbit: 0
          value: "011010"
      definition: |-
        if (registers[rt] != 0){ 
          let cociente = (CAPI.FP.uint2int(registers[rs]) / CAPI.FP.uint2int(registers[rt]));
          if (cociente < 0){ 
            registers[rd] = BigInt(Math.ceil(Number(cociente))); 
          } else { 
            registers[rd] = BigInt(Math.floor(Number(cociente))); 
          }
        } else {
          CAPI.VALIDATION.raise('Division by zero not allowed'); 
        }
    - name: div
      template: Custom
      type: Arithmetic integer
      help: "Divide with overflow. Leave the quotient in the register lo and the rest in the register hi"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
        - field: zero
          type: cop
          startbit: 15
          stopbit: 6
          value: "0000000000"
        - field: cop2
          type: cop
          startbit: 5
          stopbit: 0
          value: "011010"

      definition: |-
        registers.HI = CAPI.FP.uint2int(registers[rs]) % CAPI.FP.uint2int(registers[rt]);
        var cociente = (CAPI.FP.uint2int(registers[rs]) / CAPI.FP.uint2int(registers[rt]));
        if (cociente < 0) {
            registers.LO = BigInt(Math.ceil(Number(cociente)));
        } else {
            registers.LO = BigInt(Math.floor(Number(cociente)));
        }
    - name: div.d
      template: Custom
      type: Arithmetic floating point
      help: Divide fs by ft and leave the result in fd (double)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000011"
      preoperation: |
        let val1 = CAPI.ARCH.readDouble(fs);
        let val2 = CAPI.ARCH.readDouble(ft);
      postoperation: |
        CAPI.ARCH.writeDouble(result, fd);
      definition: |
        let result;
        if (val2 !== 0) {
          result = val1 / val2;
        } else {
          CAPI.VALIDATION.raise('Division by zero not allowed');
        }
    - name: div.s
      template: Custom
      type: Arithmetic floating point
      help: Divide fs by ft and leave the result in fd (float)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000011"
      preoperation: |
        fsValue = CAPI.FS.uint2float32(fs);
        ftValue = CAPI.FS.uint2float32(ft);
      postoperation: |
        fd = CAPI.FS.float322uint(result);
      definition: |-
        let result;
        if (ftValue != 0)
         { result = fsValue / ftValue; }
         else { CAPI.VALIDATION.raise('Division by zero not allowed'); }
    - name: divu
      template: Custom
      type: Arithmetic integer
      help: Divide without overflow
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 10
          stopbit: 6
          value: "00010"
        - field: sop33
          type: cop
          startbit: 5
          stopbit: 0
          value: "011011"
      definition: |-
        if (registers[rt] != 0)
         { registers[rd] = Math.floor(CAPI.FP.int2uint(registers[rs]) / CAPI.FP.int2uint(registers[rt])); }
         else { CAPI.VALIDATION.raise('Division by zero not allowed'); }
    - name: divu
      template: Custom
      type: Arithmetic integer
      help: "Divide without overflow. Leave quotient in the register lo and the rest in the register hi"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "011011"
      definition: |-
        if (registers[rt] != 0)
         { registers.LO = Math.floor(CAPI.FP.int2uint(registers[rs]) / CAPI.FP.int2uint(registers[rt]));
        registers.HI = CAPI.FP.int2uint(registers[rs]) % CAPI.FP.int2uint(registers[rt]); }
         else { CAPI.VALIDATION.raise('Division by zero not allowed'); }
    - name: j
      template: Custom
      type: Unconditional bifurcation
      help: Unconditional jump.
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000010"
          order: 0
        - field: addr
          type: imm-signed
          startbit: 25
          stopbit: 0
          order: 1
      definition: registers.PC = addr;
    - name: jal
      template: Custom
      type: Function call
      help: "Unconditional jump, stores the current address at $ ra ($31)."
      properties:
        - enter_subroutine
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000011"
          order: 0
        - field: addr
          type: imm-signed
          startbit: 25
          stopbit: 0
          order: 1
      definition: |-
        registers.ra = registers.PC;
        registers.PC = addr;
        CAPI.CHECK_STACK.begin(addr); CAPI.DRAW_STACK.begin(addr);
    - name: jalr
      template: Custom
      type: Function call
      help: "Unconditional jump, stores the current address in Rsrc1."
      properties:
        - enter_subroutine
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "001001"
      definition: |-
        registers[rd] = registers.PC;
        registers.PC = registers[rs];
        CAPI.CHECK_STACK.begin(registers[rs]); CAPI.DRAW_STACK.begin(registers[rs]);
    - name: jr
      template: Custom
      type: Unconditional bifurcation
      help: Unconditional jump.
      properties:
        - exit_subroutine
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "001000"
      definition: |-
        registers.PC = registers[rs];
        CAPI.CHECK_STACK.end(); CAPI.DRAW_STACK.end();
    - name: lb
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "100000"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
        - field: reg2
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
      definition: |
        registers[reg1] = CAPI.MEM.read(registers[reg2]+val, 1, reg1);
    - name: lbu
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "100100"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      definition: |
        registers[rt] = CAPI.MEM.read(registers[base]+off, 1, rt);
    - name: ldc1
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "110101"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      preoperation: |
        CAPI.ARCH.validateEvenRegister(ft);
      postoperation: |
        CAPI.ARCH.writeDouble(doubleValue, ft);
      definition: |
        if (CAPI.VALIDATION.isMisaligned(registers[base] + off, 'd')) {
          CAPI.VALIDATION.raise('The memory must be aligned');
        }
        let high = CAPI.MEM.read(registers[base] + off, 4);
        let low = CAPI.MEM.read(registers[base] + off + 4n, 4, ft);
        let doubleValue = CAPI.FP.uint2float64(Number(low), Number(high));
    - name: lh
      template: Custom
      type: Memory access
      help: "Load 16 bits of the specified address, sign is extended"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "100001"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
        - field: reg2
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 3
          prefix: ($
          suffix: )
      definition: |
        registers[reg1] = CAPI.MEM.read(registers[reg2]+val, 2, reg1);
    - name: lhu
      template: Custom
      type: Memory access
      help: "Load 16 bits of the specified address, no sign is extended"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "100101"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      definition: |
        registers[rt] = CAPI.MEM.read(registers[base]+off, 2, rt);
    - name: lui
      template: Custom
      type: Other
      help: "Load the 16 bits of the lower part of the immediate value in the upper part of the register. The bits of the lower part are set to 0"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "001111"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: val
          type: imm-unsigned
          startbit: 15
          stopbit: 0
          order: 2
      definition: |
        registers[reg1] = val << 16n;
    - name: lw
      template: Custom
      type: Memory access
      help: Load a word from the specified address
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "100011"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
        - field: reg2
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
      definition: |
        registers[reg1] = CAPI.MEM.read(registers[reg2]+val, 4, reg1);
    - name: lwc1
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "110001"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      definition: |-
        registers[ft] = CAPI.MEM.read(registers[base]+off, 4, ft);
    - name: mfc1
      template: Custom
      type: Transfer between registers
      help: "Moves the contents of the CPsrc register of the floating-point coprocessor to the Rdest CPU register."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: cop
          type: cop
          startbit: 25
          stopbit: 21
          value: "11111"
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
      definition: |
        registers[rt] = CAPI.FP.float322uint(registers[fs]);
    - name: mfhi
      template: Custom
      type: Transfer between registers
      help: Move the contents of the HI register to the Rdest register.
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "010000"
      definition: |
        registers[rd] = registers.HI;
    - name: mflo
      template: Custom
      type: Transfer between registers
      help: Move the contents of the LO register to the Rdest register.
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "010010"
      definition: |
        registers[rd] = registers.LO;
    - name: mod
      template: Custom
      type: Arithmetic integer
      help: Division module with overflow
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 10
          stopbit: 0
          value: "00011011010"
      definition: |
        registers[rd] = CAPI.FP.uint2int(registers[rs]) % CAPI.FP.uint2int(registers[rt]);
    - name: modu
      template: Custom
      type: Arithmetic floating point
      help: Division module without overflow
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 10
          stopbit: 0
          value: "00011011011"
      definition: |
        registers[rd] = CAPI.FP.int2uint(registers[rs]) % CAPI.FP.int2uint(registers[rt]);
    - name: mov.d
      template: Custom
      type: Transfer between registers
      help: Move the contents of the fs record to the fd record. (double)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000110"
      preoperation: |
        let val = CAPI.ARCH.readDouble(fs);
      postoperation: |
        CAPI.ARCH.writeDouble(val, fd);
      definition: |
        // Value is moved in preoperation/postoperation
    - name: mov.s
      template: Custom
      type: Transfer between registers
      help: Move the contents of the fs record to the fd record. (float)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000110"
      preoperation: |
        fsValue = CAPI.FS.uint2float32(fs);
      postoperation: |
        registers[fd] = CAPI.FS.float322uint(result);
      definition: let result = fsValue;
    - name: mtc1
      template: Custom
      type: Transfer between registers
      help: "Move the contents of the Rsrc register of the CPU to the CPdest register of the floating-point coprocessor."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: cop
          type: cop
          startbit: 25
          stopbit: 21
          value: "00100"
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
      definition: registers[fs] = CAPI.FP.uint2float32(registers[rt]);
    - name: mthi
      template: Custom
      type: Transfer between registers
      help: Move the contents of the Rsrc register to the HI register.
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "010001"
      definition: registers.HI = registers[rs];
    - name: mtlo
      template: Custom
      type: Transfer between registers
      help: Move the contents of the Rsrc register to the LO register.
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "010011"
      definition: registers.LO = registers[rs];
    - name: mul
      template: Custom
      type: Arithmetic integer
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "011100"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: reg3
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 3
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000010"
      definition: registers[reg1] = registers[reg2] * registers[reg3];
    - name: mul.d
      template: Custom
      type: Arithmetic floating point
      help: Multiply the register fs and ft and leave your result in fd. (double)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000010"
      preoperation: |
        let val1 = CAPI.ARCH.readDouble(fs);
        let val2 = CAPI.ARCH.readDouble(ft);
      postoperation: |
        CAPI.ARCH.writeDouble(result, fd);
      definition: |
        let result = val1 * val2;
    - name: mul.s
      template: Custom
      type: Arithmetic floating point
      help: Multiply the register fs and ft and leave your result in fd. (float)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000010"
      preoperation: |
        fsValue = CAPI.FS.uint2float32(fs);
        ftValue = CAPI.FS.uint2float32(ft);
      postoperation: |
        registers[fd] = CAPI.FS.float322uint(result);
      definition: |
        let result = fsValue * ftValue;
    - name: mult
      template: Custom
      type: Arithmetic integer
      help: "Multiply, the low part of the result is left in the lo register and the high part in the hi register"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "011000"
      definition: |-
        let result = CAPI.FP.uint2int(registers[rs]) * CAPI.FP.uint2int(registers[rt]);
        registers.HI = Math.floor(result / Math.pow (2, 32));
        registers.LO = result % Math.pow(2, 32);
    - name: multu
      template: Custom
      type: Arithmetic integer
      help: "Multiply without overflow, the low part of the result is left in the lo register and the high part in the hi register"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "011001"
      definition: |-
        let result = CAPI.FP.int2uint(registers[rs]) * CAPI.FP.int2uint(registers[rt]);
        registers.HI = Math.floor(result / Math.pow(2, 32));
        registers.HI = registers.HI >>> 0; // TODO: This is broken with bigints.
        registers.LO = result % Math.pow(2, 32);
        registers.LO = registers.LO >>> 0;
    - name: nop
      template: Custom
      type: Logic
      help: It does not perform any operation
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000000"
      definition: ""
    - name: nor
      template: Custom
      type: Arithmetic integer
      help: NOR Logic Operation
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "101111"
      definition: registers[rd] = (~ (registers[rs] | registers[rt]));
    - name: or
      template: Custom
      type: Logic
      help: OR Logic Operation
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: reg3
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 3
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100101"
      definition: registers[reg1] = registers[reg2] | registers[reg3];
    - name: ori
      template: Custom
      type: Logic
      help: OR Logic Operation with immediate
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "001101"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: val
          type: imm-unsigned
          startbit: 15
          stopbit: 0
          order: 3
      definition: registers[reg1] = registers[reg2] | val;
    - name: rotr
      template: Custom
      type: Arithmetic integer
      help: Right rotation of inm bits
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: r
          type: cop
          startbit: 21
          stopbit: 21
          value: "1"
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: sa
          type: imm-unsigned
          startbit: 10
          stopbit: 6
          order: 3
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000010"
      definition: |
        registers[rd] = CAPI.FP.int2uint((registers[rt] >>> sa) | (registers[rt] << (32 - sa))); // TODO: This is broken with bigints.
    - name: rsqrt.d
      template: Custom
      type: Arithmetic floating point
      help: Reciprocal Square Root fd = 1.0/sqrt.s(fs) (double)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "010110"
      preoperation: |
        let val = CAPI.ARCH.readDouble(fs);
      postoperation: |
        CAPI.ARCH.writeDouble(result, fd);
      definition: |
        let result;
        if (val >= 0) {
          result = 1.0 / Math.sqrt(val);
        } else {
          CAPI.VALIDATION.raise('Square root of a negative number is not allowed.');
        }
    - name: rsqrt.s
      template: Custom
      type: Arithmetic floating point
      help: Reciprocal Square Root fd = 1.0/sqrt.s(fs) (float)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "010110"
      preoperation: |
        fsValue = CAPI.FS.uint2float32(fs);
      postoperation: |
        fd = CAPI.FS.float322uint(fd);
      definition: |-
        let result;
        if (fsValue >= 0) { 
          result = 1.0/Math.sqrt(fsValue); 
        } else {
          CAPI.VALIDATION.raise('Square root of a negative number is not allowed.'); 
        }
    - name: sb
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "101000"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      definition: "CAPI.MEM.write(registers[base]+off, 1, registers[rt], rt);"
    - name: sdc1
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "111101"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      preoperation: |
        let doubleValue = CAPI.ARCH.readDouble(ft);
        let parts = CAPI.FP.float642uint(doubleValue);
      definition: |
        if (CAPI.VALIDATION.isMisaligned(registers[base] + off, 'd')) {
          CAPI.VALIDATION.raise('The memory must be aligned');
        }
        CAPI.MEM.write(registers[base] + off, 4, BigInt(parts[0]), ft);
        CAPI.MEM.write(registers[base] + off + 4n, 4, BigInt(parts[1]));
    - name: sh
      template: Custom
      type: Memory access
      help: "Stores the low half word (16 bits) of a register in the indicated memory address."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "101001"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      definition: "CAPI.MEM.write(registers[base]+off, 2, registers[rt], rt);"
    - name: sll
      template: Custom
      type: Arithmetic integer
      help: Logical bit shift to the left
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: sa
          type: imm-unsigned
          startbit: 10
          stopbit: 6
          order: 3
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "111111"
      definition: rd = CAPI.FP.int2uint(registers[rt] << sa);
    - name: slt
      template: Custom
      type: Logic
      help: "Set Rdest to 1 if Rsrc1 is less than Rsrc2, otherwise set 0 (for signed numbers)."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "101010"
      definition: "registers[rd] = CAPI.FP.uint2int(registers[rs]) < CAPI.FP.uint2int(registers[rt]) ? 1n : 0n;"
    - name: slti
      template: Custom
      type: Logic
      help: "Set Rdest to 1 if Rsrc1 is less than inm, otherwise set 0 (for signed numbers)."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "001010"
          order: 0
        - field: rt
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rs
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 3
      definition: "registers[rs] = CAPI.FP.uint2int(registers[rt]) < CAPI.FP.uint2int(inm) ? 1n : 0n;"
    - name: sltiu
      template: Custom
      type: Logic
      help: "Set Rdest to 1 if Rsrc1 is less than inm, otherwise set 0 (for unsigned numbers)."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "001011"
          order: 0
        - field: rt
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rs
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 3
      definition: "registers[rs] = CAPI.FP.int2uint(registers[rt]) < CAPI.FP.int2uint(inm) ? 1n : 0n;"
    - name: sltu
      template: Custom
      type: Logic
      help: "Set Rdest to 1 if Rsrc1 is less than Rsrc2, otherwise set 0 (for unsigned numbers)."
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "101011"
      definition: "registers[rd] = CAPI.FP.uint2int(registers[rs]) < CAPI.FP.uint2int(registers[rt]) ? 1n : 0n;"
    - name: sqrt.d
      template: Custom
      type: Arithmetic floating point
      help: Square root of fs (double)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000100"
      preoperation: |
        let val = CAPI.ARCH.readDouble(fs);
      postoperation: |
        CAPI.ARCH.writeDouble(result, fd);
      definition: |
        let result;
        if (val >= 0) {
          result = Math.sqrt(val);
        } else {
          CAPI.VALIDATION.raise('Square root of a negative number is not allowed.');
        }
    - name: sqrt.s
      template: Custom
      type: Arithmetic floating point
      help: "Square root of fs (float): fd=sqrt(fs)"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000100"
      preoperation: |
        fsValue = CAPI.FS.uint2float32(fs);
      postoperation: |
        registers[fd] = CAPI.FS.float322uint(result);
      definition: |-
        let result;
        if (fsValue >= 0) {
          result = Math.sqrt(fsValue);
        } else { 
          CAPI.VALIDATION.raise('Square root of a negative number is not allowed.'); 
        }
    - name: sra
      template: Custom
      type: Arithmetic integer
      help: Arithmetic bit shift to the right
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: sa
          type: imm-unsigned
          startbit: 10
          stopbit: 6
          order: 3
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000011"
      definition: |
        registers[rd] = CAPI.FP.int2uint(registers[rt] >> sa);
    - name: srl
      template: Custom
      type: Arithmetic integer
      help: Logical bit shift to the right
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: r
          type: cop
          startbit: 21
          stopbit: 21
          value: "0"
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: sa
          type: imm-unsigned
          startbit: 10
          stopbit: 6
          order: 3
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000010"
      definition: |
        registers[rd] = registers[rt] >>> sa; // TODO:broken with bigints.
    - name: sub
      template: Custom
      type: Arithmetic integer
      help: Subtraction (with overflow)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: reg3
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 3
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100010"
      definition: |
        registers[reg1] = CAPI.FP.int2uint(CAPI.FP.uint2int(registers[reg2]) - CAPI.FP.uint2int(registers[reg3]));
    - name: sub.d
      template: Custom
      type: Arithmetic floating point
      help: Subtraction (double)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00001"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000001"
      preoperation: |
        let val1 = CAPI.ARCH.readDouble(fs);
        let val2 = CAPI.ARCH.readDouble(ft);
      postoperation: |
        CAPI.ARCH.writeDouble(result, fd);
      definition: |
        let result = val1 - val2;
    - name: sub.s
      template: Custom
      type: Arithmetic floating point
      help: "Subtraction (float): fd = fs-ft"
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "010001"
          order: 0
        - field: fmt
          type: cop
          startbit: 25
          stopbit: 21
          value: "00000"
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: fs
          type: SFP-Reg
          startbit: 15
          stopbit: 11
          order: 2
          prefix: $
          suffix: ","
        - field: fd
          type: SFP-Reg
          startbit: 10
          stopbit: 6
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "000001"
      preoperation: |
        fsValue = CAPI.FS.uint2float32(fs);
        ftValue = CAPI.FS.uint2float32(ft);
      postoperation: |
        registers[fd] = CAPI.FS.float322uint(result);
      definition: let result = fsValue - ftValue;
    - name: subu
      template: Custom
      type: Arithmetic integer
      help: Subtraction (without overflow)
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: rs
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 2
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 3
          prefix: $
        - field: rd
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 1
          prefix: $
          suffix: ","
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100011"
      definition: |
        registers[rd] = CAPI.FP.int2uint(CAPI.FP.int2uint(registers[rs]) - CAPI.FP.int2uint(registers[rt]));
    - name: sw
      template: Custom
      type: Memory access
      help: Store the Rsrc in the indicated address.
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "101011"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
        - field: reg2
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
      definition: "CAPI.MEM.write(val+registers[reg2], 4, registers[reg1], reg1);"
    - name: swc1
      template: Custom
      type: Memory access
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "111001"
          order: 0
        - field: base
          type: INT-Reg
          startbit: 25
          stopbit: 21
          prefix: ($
          suffix: )
          order: 3
        - field: ft
          type: SFP-Reg
          startbit: 20
          stopbit: 16
          order: 1
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 2
          space: false
      definition: "CAPI.MEM.write(registers[base]+off, 4, registers[ft], ft);"
    - name: syscall
      template: Custom
      type: Syscall
      help: ""
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "001100"
      definition: |-
        let FP0 = CAPI.ARCH.readDouble('f0');
        let FP12 = CAPI.ARCH.readDouble('f12');
        switch(registers["v0"]) {
          case 1n:
            CAPI.SYSCALL.print(registers["a0"], 'int32');
            break;
          case 2n:
            CAPI.SYSCALL.print(f12, 'float');
            break;
          case 3n:
            CAPI.SYSCALL.print(FP12, 'double');
            break;
          case 4n:
            CAPI.SYSCALL.print(registers["a0"], 'string');
            break;
          case 5n:
            CAPI.SYSCALL.read('v0', 'int');
            break;
          case 6n:
            CAPI.SYSCALL.read(f0, 'float');
            break;
          case 7n:
            CAPI.SYSCALL.read(FP0, 'double');
            break;
          case 8n:
            CAPI.SYSCALL.read('a0', 'string', 'a1');
            break;
          case 9n:
            CAPI.SYSCALL.sbrk('a0', 'v0');
            break;
          case 10n:
            CAPI.SYSCALL.exit();
            break;
          case 11n:
            CAPI.SYSCALL.print(registers["a0"], 'char');
            break;
          case 12n:
            CAPI.SYSCALL.read('v0', 'char');
            break;
          case 13:
          v0 = CAPI.SYSCALL.get_clk_cycles();
          break;
        }
    - name: xor
      template: Custom
      type: Logic
      help: XOR Logic Operation
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "000000"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: reg3
          type: INT-Reg
          startbit: 15
          stopbit: 11
          order: 3
          prefix: $
        - field: cop
          type: cop
          startbit: 5
          stopbit: 0
          value: "100110"
      definition: registers[reg1] = registers[reg2] ^ registers[reg3];
    - name: xori
      template: Custom
      type: Logic
      help: XOR Logic Operation with immediate number
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "001110"
          order: 0
        - field: reg1
          type: INT-Reg
          startbit: 25
          stopbit: 21
          order: 1
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          startbit: 20
          stopbit: 16
          order: 2
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
          startbit: 15
          stopbit: 0
          order: 3
      definition: registers[reg1] = registers[reg2] ^ val;
    - name: rfe
      template: Custom
      type: Other
      help: Return from exception
      properties: []
      nwords: 1
      clk_cycles: 1
      fields:
        - field: opcode
          type: co
          startbit: 31
          stopbit: 26
          value: "110011"
          order: 0
      definition: registers.PC = registers.EPC;

pseudoinstructions:
  MIPS32:
    - name: add
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){addi $rs, $rt, inm;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        add $rs, $rt, $at;}
    - name: addi
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
      definition: |-
        lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        add $reg1, $reg2, $at;
    - name: addiu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
      definition: |-
        lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        addu $reg1, $reg2, $at;
    - name: addu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){addiu $rs, $rt, inm;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        addu $rs, $rt, $at;}
    - name: and
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){andi $rs, $rt, inm;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        and $rs, $rt, $at;}
    - name: andi
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        and $rs, $rt, $at;
    - name: b
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: inm
          type: imm-unsigned
      definition: |-
        bgez $zero, inm;
    - name: bc1t
      help: ""
      nwords: 1
      fields:
        - field: "off"
          type: offset_bytes
      definition: |-
        bc1t 0, off;
    - name: beq
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        ori $at, $zero, inm; beq $reg1, $at, off;
    - name: beqz
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        beq $reg1, $zero, off;
    - name: bge
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        slt $at, $reg1, $reg2; beq $at, $zero, off;
    - name: bge
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        slti $at, $reg1, inm; beq $at, $zero, off;
    - name: bgeu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        sltu $at, $reg1, $reg2; beq $at, $zero, off;
    - name: bgeu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        sltiu $at, $reg1, inm; beq $at, $zero, off;
    - name: bgt
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        slt $at, $reg2, $reg1; bne $at, $zero, off;
    - name: bgt
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        addi $at, $zero, inm; addi $at, $at, 1; slt $at, $reg1, $at; beq $at, $zero, off;
    - name: bgtu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        sltu $at, $reg2, $reg1; bne $at, $zero, off;
    - name: bgtu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        ori $at, $zero, inm; beq $at, $reg1, off; sltu $at, $reg1, $at;
    - name: ble
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        slt $at, $reg2, $reg1; beq $at, $zero, off;
    - name: ble
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        addi $at, $zero, inm; addi $at, $at, 1; slti $at, $reg1, inm; bne $at, $zero, off;
    - name: bleu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        sltu $at, $reg2, $reg1; beq $at, $zero, off;
    - name: bleu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        ori $at, $zero, inm; beq $at, $reg1, off; sltu $at, $reg1, $at; bne $at, $zero, off;
    - name: blt
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        slt $at, $reg1, $reg2; bne $at, $zero, off;
    - name: blt
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        slti $at, $reg1, inm; bne $at, $zero, off;
    - name: bltu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        sltu $at, $reg1, $reg2; bne $at, $zero, off;
    - name: bltu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        sltiu $at, $reg1, off; bne $at, $zero, off;
    - name: bne
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-unsigned
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        ori $at, $zero, inm; bne $reg1, $at, off;
    - name: bnez
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: offset_bytes
      definition: |-
        bne $reg1, $zero, off;
    - name: c.eq.d
      help: ""
      nwords: 1
      fields:
        - field: fs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: ft
          type: SFP-Reg
          prefix: $
      definition: |-
        c.eq.d 0, $fs, $ft;
    - name: c.eq.s
      help: ""
      nwords: 1
      fields:
        - field: ft
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: fs
          type: SFP-Reg
          prefix: $
      definition: |-
        c.eq.s 0, $fs, $ft;
    - name: c.ole.d
      help: ""
      nwords: 1
      fields:
        - field: fs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: ft
          type: SFP-Reg
          prefix: $
      definition: |-
        c.ole.d 0, $fs, $ft;
    - name: c.ole.s
      help: ""
      nwords: 1
      fields:
        - field: fs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: ft
          type: SFP-Reg
          prefix: $
      definition: |-
        c.ole.s 0, $fs, $ft;
    - name: c.olt.d
      help: ""
      nwords: 1
      fields:
        - field: fs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: ft
          type: SFP-Reg
          prefix: $
      definition: |-
        c.olt.d 0, $fs, $ft;
    - name: c.olt.s
      help: ""
      nwords: 1
      fields:
        - field: fs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: ft
          type: SFP-Reg
          prefix: $
      definition: |-
        c.olt.s 0, $fs, $ft;
    - name: jalr
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
      definition: |-
        jalr $rs, $ra;
    - name: l.d
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
          space: false
        - field: reg2
          type: INT-Reg
          prefix: ($
          suffix: )
      definition: |-
        ldc1 $reg1, inm($reg2);
    - name: l.s
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          space: false
        - field: rt
          type: INT-Reg
          prefix: ($
          suffix: )
      definition: |-
        lwc1 $rs, off($rt);
    - name: la
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){addi $rd, $zero, addr;}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        add $rd, $zero, $at;}
    - name: lb
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){lb $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        lb $rd, 0($at);}
    - name: lbu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){lbu $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        lbu $rd, 0($at);}
    - name: lh
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){lh $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        lh $rd, 0($at);}
    - name: lhu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){lhu $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        lhu $rd, 0($at);}
    - name: li
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
      definition: |-
        no_ret_op{tmp=Field.2.(31,0).int;
        tmp_low=tmp&0x0000FFFF;
        tmp_hi=tmp>>>16};
        if(tmp_hi === 0){addi $rd, $zero, op{tmp_low};}
        else{lui $at, op{tmp_hi};
        ori $at, $at, op{tmp_low};
        add $rd, $zero, $at;}
    - name: li.d
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
      definition: |-
        no_ret_op{tmp0=Field.2.(63,32).double;
        tmp_low0=tmp0&0x0000FFFF;
        tmp_hi0=tmp0>>>16;
        tmp1=Field.2.(31,0).double;
        tmp_low1=tmp1&0x0000FFFF;
        tmp_hi1=tmp1>>>16};
        lui $at, op{tmp_hi1};
        ori $at, $at, op{tmp_low1};
        mtc1 $at, $aliasDouble(rd;1);
        lui $at, op{tmp_hi0};
        ori $at, $at, op{tmp_low0};
        mtc1 $at, $aliasDouble(rd;0);
    - name: li.s
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-signed
      definition: |-
        no_ret_op{tmp=Field.2.(31,0).float;
        tmp_low=tmp&0x0000FFFF;
        tmp_hi=tmp>>>16};
        lui $at, op{tmp_hi};
        ori $at, $at, op{tmp_low};
        mtc1 $at, $rd;
    - name: lw
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){lw $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        lw $rd, 0($at);}
    - name: move
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
      definition: |-
        add $reg1, $zero, $reg2;
    - name: mul
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){addi $at, $zero, inm; mul $rs, $rt, $at;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        mul $rs, $rt, $at;}
    - name: nor
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){addi $at, $zero, inm; nor $rs, $rt, $at;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        nor $rs, $rt, $at;}
    - name: or
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){ori $rs, $rt, inm;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        or $rs, $rt, $at;}
    - name: ori
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        or $rs, $rt, $at;
    - name: rem
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg3
          type: INT-Reg
          prefix: $
      definition: |-
        div $reg2, $reg3; mfhi $reg1;
    - name: rol
      help: ""
      nwords: 1
      fields:
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-unsigned
      definition: |-
        srl $at, $reg2, op{32-(val)};sll $reg1, $reg2, val;or $reg1, $reg1, $at;
    - name: ror
      help: ""
      nwords: 1
      fields:
        - field: reg2
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: reg1
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: val
          type: imm-unsigned
      definition: |-
        sll $at, $reg2, op{32-(val)};srl $reg1, $reg2, val;or $reg1, $reg1, $at;
    - name: s.d
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          space: false
        - field: rt
          type: INT-Reg
          prefix: ($
          suffix: )
      definition: |-
        sdc1 $rs, off($rt);
    - name: s.s
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: SFP-Reg
          prefix: $
          suffix: ","
        - field: "off"
          type: imm-signed
          space: false
        - field: rt
          type: INT-Reg
          prefix: ($
          suffix: )
      definition: |-
        swc1 $rs, off($rt);
    - name: sb
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){sb $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        sb $rd, 0($at);}
    - name: sh
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){sh $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        sh $rd, 0($at);}
    - name: sub
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){addi $at, $zero, inm; sub $rs, $rt, $at;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        sub $rs, $rt, $at;}
    - name: subu
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){addi $at, $zero, inm; subu $rs, $rt, $at;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        subu $rs, $rt, $at;}
    - name: sw
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rd
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: addr
          type: imm-signed
      definition: |-
        if(Field.2.SIZE<=16){sw $rd, addr($zero);}
        else{lui $at, Field.2.(31,16).int;
        ori $at, $at, Field.2.(15,0).int;
        sw $rd, 0($at);}
    - name: xor
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        if(Field.3.SIZE<=16){xori $rs, $rt, inm;}
        else{lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        xor $rs, $rt, $at;}
    - name: xori
      help: ""
      properties: []
      nwords: 1
      fields:
        - field: rs
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: rt
          type: INT-Reg
          prefix: $
          suffix: ","
        - field: inm
          type: imm-signed
      definition: |-
        lui $at, Field.3.(31,16).int;
        ori $at, $at, Field.3.(15,0).int;
        xor $rs, $rt, $at;
directives:
  - name: .data
    action: data_segment
    size: null
  - name: .text
    action: code_segment
    size: null
  - name: .globl
    action: global_symbol
    size: null
  - name: .byte
    action: byte
    size: 1
  - name: .half
    action: half_word
    size: 2
  - name: .word
    action: word
    size: 4
  - name: .doubleword
    action: double_word
    size: 8
  - name: .float
    action: float
    size: 4
  - name: .double
    action: double
    size: 8
  - name: .space
    action: space
    size: 1
  - name: .ascii
    action: ascii_not_null_end
    size: null
  - name: .asciiz
    action: ascii_null_end
    size: null
  - name: .align
    action: align
    size: null

memory_layout:
  text:
    start: 0x00000000
    end: 0x001FFFFF
  data:
    start: 0x00200000
    end: 0x05BBFCBF
  stack:
    start: 0x0FFFFFFC
    end: 0x0FFFFFFF
