
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Nov 14 21:27:39 2023
| Design       : video_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                     
********************************************************************************************************************************************************************
                                                                                                 Clock   Non-clock                                                  
 Clock                                      Period       Waveform       Type                     Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                    20.000       {0 10}         Declared                    87           9  {sys_clk}                                       
   ddrphy_clkin                             10.000       {0 5}          Generated (sys_clk)       4906           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                                   2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                                   2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                                   2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk                           10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                                  14.815       {0 7.407}      Generated (sys_clk)       3086           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                                  100.000      {0 50}         Generated (sys_clk)        236           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                                  40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                 
   sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred  7.346        {0 3.673}      Generated (sys_clk)       1544           1  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
 cmos1_pclk                                 11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                                    
   cmos1_pclk_16bit                         23.800       {0 11.9}       Generated (cmos1_pclk)     116           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                                 11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                                    
   cmos2_pclk_16bit                         23.800       {0 11.9}       Generated (cmos2_pclk)     116           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 video_top|pixclk_in                        1000.000     {0 500}        Declared                    68           0  {pixclk_in}                                     
 video_top|rgmii_rxc                        1000.000     {0 500}        Declared                  2037           1  {rgmii_rxc}                                     
 DebugCore_JCLK                             50.000       {0 25}         Declared                   216           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                          100.000      {25 75}        Declared                    11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
====================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               video_top|pixclk_in                       
 Inferred_clock_group_1        asynchronous               video_top|rgmii_rxc                       
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     185.943 MHz         20.000          5.378         14.622
 ddrphy_clkin               100.000 MHz     133.227 MHz         10.000          7.506          2.494
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cmos1_pclk                  84.034 MHz     290.529 MHz         11.900          3.442          8.458
 cmos2_pclk                  84.034 MHz     361.402 MHz         11.900          2.767          9.133
 cmos1_pclk_16bit            42.017 MHz     174.398 MHz         23.800          5.734         18.066
 cmos2_pclk_16bit            42.017 MHz     152.439 MHz         23.800          6.560         17.240
 pix_clk                     67.500 MHz     115.801 MHz         14.815          8.635          6.179
 cfg_clk                     10.000 MHz     182.349 MHz        100.000          5.484         94.516
 clk_25M                     25.000 MHz     301.932 MHz         40.000          3.312         36.688
 video_top|pixclk_in          1.000 MHz     159.847 MHz       1000.000          6.256        993.744
 video_top|rgmii_rxc          1.000 MHz     122.639 MHz       1000.000          8.154        991.846
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                            136.129 MHz     154.131 MHz          7.346          6.488          0.858
 DebugCore_JCLK              20.000 MHz     136.855 MHz         50.000          7.307         42.693
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.622       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 2.494       0.000              0          17869
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cmos1_pclk             cmos1_pclk                   8.458       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.133       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            18.066       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit            17.240       0.000              0            333
 pix_clk                pix_clk                      6.179       0.000              0          10014
 cfg_clk                cfg_clk                     94.516       0.000              0           1089
 clk_25M                clk_25M                     36.688       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in        993.744       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc        991.846       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.858       0.000              0           5165
 DebugCore_JCLK         DebugCore_JCLK              22.946       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              19.722       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE           47.818       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.284       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 0.185       0.000              0          17869
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.457       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.201       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.416       0.000              0            333
 pix_clk                pix_clk                      0.195       0.000              0          10014
 cfg_clk                cfg_clk                      0.342       0.000              0           1089
 clk_25M                clk_25M                      0.428       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in          0.416       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.316       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.201       0.000              0           5165
 DebugCore_JCLK         DebugCore_JCLK               0.316       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              24.723       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE            0.276       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.843       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 4.023       0.000              0           2623
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.438       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit            20.524       0.000              0             39
 pix_clk                pix_clk                      9.754       0.000              0           1220
 cfg_clk                cfg_clk                     97.248       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in        996.769       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc        995.404       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     3.812       0.000              0            253
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.843       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.530       0.000              0           2623
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.864       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.998       0.000              0             39
 pix_clk                pix_clk                     -0.659      -7.032             12           1220
 cfg_clk                cfg_clk                      1.166       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in          1.496       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.865       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.236       0.000              0            253
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             87
 ddrphy_clkin                                        3.100       0.000              0           4906
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   11.002       0.000              0            116
 cmos2_pclk_16bit                                   11.002       0.000              0            116
 pix_clk                                             6.269       0.000              0           3086
 cfg_clk                                            49.102       0.000              0            236
 clk_25M                                            19.580       0.000              0              7
 video_top|pixclk_in                               499.102       0.000              0             68
 video_top|rgmii_rxc                               498.483       0.000              0           2037
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred             2.535       0.000              0           1544
 DebugCore_JCLK                                     24.102       0.000              0            216
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.202       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 4.472       0.000              0          17869
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.340       0.000              0             64
 cmos2_pclk             cmos2_pclk                   9.840       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.630       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.134       0.000              0            333
 pix_clk                pix_clk                      8.632       0.000              0          10014
 cfg_clk                cfg_clk                     96.189       0.000              0           1089
 clk_25M                clk_25M                     37.617       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in        995.649       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc        994.309       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     2.705       0.000              0           5165
 DebugCore_JCLK         DebugCore_JCLK              23.507       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              21.344       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE           48.320       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.255       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 0.101       0.000              0          17869
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.113       0.000              0             64
 cmos2_pclk             cmos2_pclk                   0.252       0.000              0             64
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.107       0.000              0            333
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.257       0.000              0            333
 pix_clk                pix_clk                      0.198       0.000              0          10014
 cfg_clk                cfg_clk                      0.254       0.000              0           1089
 clk_25M                clk_25M                      0.335       0.000              0             31
 video_top|pixclk_in    video_top|pixclk_in          0.307       0.000              0            275
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.254       0.000              0           6856
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.198       0.000              0           5165
 DebugCore_JCLK         DebugCore_JCLK               0.254       0.000              0            644
 DebugCore_CAPTURE      DebugCore_JCLK              24.960       0.000              0            106
 DebugCore_JCLK         DebugCore_CAPTURE            0.453       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.260       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.688       0.000              0           2623
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.343       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.419       0.000              0             39
 pix_clk                pix_clk                     11.221       0.000              0           1220
 cfg_clk                cfg_clk                     98.001       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in        997.692       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc        996.728       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     4.803       0.000              0            253
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.620       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.336       0.000              0           2623
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.581       0.000              0             39
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.667       0.000              0             39
 pix_clk                pix_clk                     -0.332      -3.564             12           1220
 cfg_clk                cfg_clk                      0.848       0.000              0              1
 video_top|pixclk_in    video_top|pixclk_in          1.052       0.000              0             39
 video_top|rgmii_rxc    video_top|rgmii_rxc          0.602       0.000              0            318
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.242       0.000              0            253
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             87
 ddrphy_clkin                                        3.480       0.000              0           4906
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cmos1_pclk                                          5.454       0.000              0             41
 cmos2_pclk                                          5.454       0.000              0             41
 cmos1_pclk_16bit                                   11.182       0.000              0            116
 cmos2_pclk_16bit                                   11.182       0.000              0            116
 pix_clk                                             6.497       0.000              0           3086
 cfg_clk                                            49.282       0.000              0            236
 clk_25M                                            19.664       0.000              0              7
 video_top|pixclk_in                               499.282       0.000              0             68
 video_top|rgmii_rxc                               498.787       0.000              0           2037
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred             2.763       0.000              0           1544
 DebugCore_JCLK                                     24.282       0.000              0            216
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_70_200/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.598       7.314         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.524 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.738       9.262         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_201/Y2                    td                    0.286       9.548 r       _N13878_inv/gateop_perm/Z
                                   net (fanout=8)        0.414       9.962         _N13878          
                                   td                    0.474      10.436 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.436         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10150
 CLMA_66_196/COUT                  td                    0.058      10.494 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.494         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10152
                                   td                    0.058      10.552 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.552         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10154
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.552         Logic Levels: 3  
                                                                                   Logic: 1.375ns(26.829%), Route: 3.750ns(73.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_70_200/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.598       7.314         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.524 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.738       9.262         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_201/Y2                    td                    0.286       9.548 r       _N13878_inv/gateop_perm/Z
                                   net (fanout=8)        0.414       9.962         _N13878          
                                   td                    0.474      10.436 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.436         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10150
 CLMA_66_196/COUT                  td                    0.058      10.494 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.494         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10152
 CLMA_66_200/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.494         Logic Levels: 3  
                                                                                   Logic: 1.317ns(25.992%), Route: 3.750ns(74.008%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  10.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_70_200/Q0                    tco                   0.289       5.716 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.598       7.314         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.524 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.738       9.262         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_201/Y2                    td                    0.286       9.548 r       _N13878_inv/gateop_perm/Z
                                   net (fanout=8)        0.414       9.962         _N13878          
                                   td                    0.458      10.420 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.420         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10150
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.420         Logic Levels: 2  
                                                                                   Logic: 1.243ns(24.895%), Route: 3.750ns(75.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.754                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.839
  Launch Clock Delay      :  4.892
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.689       4.892         nt_sys_clk       
 CLMA_94_28/CLK                                                            r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_28/Q0                     tco                   0.222       5.114 f       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.216       5.330         power_on_delay_inst/cnt1 [0]
 CLMA_90_29/A0                                                             f       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   5.330         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       4.385       5.839         nt_sys_clk       
 CLMA_90_29/CLK                                                            r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.699       5.140                          
 clock uncertainty                                       0.000       5.140                          

 Hold time                                              -0.094       5.046                          

 Data required time                                                  5.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.046                          
 Data arrival time                                                   5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[18]/opit_0_inv_A2Q21/CLK
Endpoint    : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.596  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.693
  Launch Clock Delay      :  4.522
  Clock Pessimism Removal :  -0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.319       4.522         nt_sys_clk       
 CLMA_90_45/CLK                                                            r       power_on_delay_inst/cnt1[18]/opit_0_inv_A2Q21/CLK

 CLMA_90_45/Q1                     tco                   0.229       4.751 r       power_on_delay_inst/cnt1[18]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.448       5.199         power_on_delay_inst/cnt1 [18]
 CLMA_94_28/CE                                                             r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.199         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.826%), Route: 0.448ns(66.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       4.239       5.693         nt_sys_clk       
 CLMA_94_28/CLK                                                            r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.575       5.118                          
 clock uncertainty                                       0.000       5.118                          

 Hold time                                              -0.226       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                   5.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.839
  Launch Clock Delay      :  4.503
  Clock Pessimism Removal :  -0.613

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.300       4.503         nt_sys_clk       
 CLMA_94_36/CLK                                                            r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK

 CLMA_94_36/Q0                     tco                   0.226       4.729 r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.562       5.291         power_on_delay_inst/camera_pwnd
 CLMA_90_28/RS                                                             r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/RS

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.226ns(28.680%), Route: 0.562ns(71.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       4.385       5.839         nt_sys_clk       
 CLMA_90_28/CLK                                                            r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.613       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                              -0.242       4.984                          

 Data required time                                                  4.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.984                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.408
  Launch Clock Delay      :  11.011
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.642      11.011         ntclkbufg_0      
 DRM_82_4/CLKB[0]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QA0[0]                   tco                   2.351      13.362 f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DOA[0]
                                   net (fanout=1)        1.217      14.579         fram_buf/ch3_wr_burst_data [4]
 CLMA_62_52/Y1                     td                    0.290      14.869 f       fram_buf/mem_write_arbi_m0/N217_3[4]/gateop/F
                                   net (fanout=1)        0.943      15.812         fram_buf/mem_write_arbi_m0/_N14768
 CLMA_58_109/Y1                    td                    0.212      16.024 r       fram_buf/mem_write_arbi_m0/N217_4[4]/gateop_perm/Z
                                   net (fanout=1)        1.186      17.210         fram_buf/mem_write_arbi_m0/_N15024
 CLMA_30_56/Y3                     td                    0.210      17.420 r       fram_buf/mem_write_arbi_m0/N217_6[4]/gateop_perm/Z
                                   net (fanout=2)        0.488      17.908         axi_wdata[4]     
 CLMA_22_60/CD                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.908         Logic Levels: 3  
                                                                                   Logic: 3.063ns(44.411%), Route: 3.834ns(55.589%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.553      20.408         ntclkbufg_0      
 CLMA_22_60/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.940                          
 clock uncertainty                                      -0.350      20.590                          

 Setup time                                             -0.188      20.402                          

 Data required time                                                 20.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.402                          
 Data arrival time                                                  17.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.494                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.424
  Launch Clock Delay      :  11.011
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.642      11.011         ntclkbufg_0      
 DRM_82_4/CLKB[0]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QA0[14]                  tco                   2.351      13.362 f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DOA[14]
                                   net (fanout=1)        1.349      14.711         fram_buf/ch3_wr_burst_data [101]
 CLMA_58_53/Y2                     td                    0.295      15.006 f       fram_buf/mem_write_arbi_m0/N217_3[101]/gateop/F
                                   net (fanout=1)        0.824      15.830         fram_buf/mem_write_arbi_m0/_N14865
 CLMA_58_109/Y3                    td                    0.288      16.118 f       fram_buf/mem_write_arbi_m0/N217_4[101]/gateop_perm/Z
                                   net (fanout=1)        1.002      17.120         fram_buf/mem_write_arbi_m0/_N15121
 CLMA_30_77/Y3                     td                    0.210      17.330 r       fram_buf/mem_write_arbi_m0/N217_6[101]/gateop_perm/Z
                                   net (fanout=2)        0.591      17.921         axi_wdata[101]   
 CLMA_34_84/D4                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.921         Logic Levels: 3  
                                                                                   Logic: 3.144ns(45.499%), Route: 3.766ns(54.501%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.569      20.424         ntclkbufg_0      
 CLMA_34_84/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[101]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.956                          
 clock uncertainty                                      -0.350      20.606                          

 Setup time                                             -0.120      20.486                          

 Data required time                                                 20.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.486                          
 Data arrival time                                                  17.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.565                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.408
  Launch Clock Delay      :  11.011
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.642      11.011         ntclkbufg_0      
 DRM_82_4/CLKB[0]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QA0[0]                   tco                   2.351      13.362 f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DOA[0]
                                   net (fanout=1)        1.217      14.579         fram_buf/ch3_wr_burst_data [4]
 CLMA_62_52/Y1                     td                    0.290      14.869 f       fram_buf/mem_write_arbi_m0/N217_3[4]/gateop/F
                                   net (fanout=1)        0.943      15.812         fram_buf/mem_write_arbi_m0/_N14768
 CLMA_58_109/Y1                    td                    0.212      16.024 r       fram_buf/mem_write_arbi_m0/N217_4[4]/gateop_perm/Z
                                   net (fanout=1)        1.186      17.210         fram_buf/mem_write_arbi_m0/_N15024
 CLMA_30_56/Y3                     td                    0.210      17.420 r       fram_buf/mem_write_arbi_m0/N217_6[4]/gateop_perm/Z
                                   net (fanout=2)        0.447      17.867         axi_wdata[4]     
 CLMA_22_60/A4                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.867         Logic Levels: 3  
                                                                                   Logic: 3.063ns(44.676%), Route: 3.793ns(55.324%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.553      20.408         ntclkbufg_0      
 CLMA_22_60/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.940                          
 clock uncertainty                                      -0.350      20.590                          

 Setup time                                             -0.121      20.469                          

 Data required time                                                 20.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.469                          
 Data arrival time                                                  17.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[237]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      10.386         ntclkbufg_0      
 CLMA_22_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[237]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_112/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[237]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.691         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [237]
 CLMA_22_112/B0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.691         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_22_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.080      10.506                          

 Data required time                                                 10.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.506                          
 Data arrival time                                                  10.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[5]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      10.386         ntclkbufg_0      
 CLMA_58_184/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/CLK

 CLMA_58_184/Y2                    tco                   0.284      10.670 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[18]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.754         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/pipe_req_addr [18]
 CLMA_58_185/B2                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.754         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.221      10.394                          

 Data required time                                                 10.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.394                          
 Data arrival time                                                  10.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[38]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[38]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.984
  Launch Clock Delay      :  10.415
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.560      10.415         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[38]/opit_0_inv/CLK

 CLMA_30_85/Y2                     tco                   0.284      10.699 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[38]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.783         u_DDR3_50H/dfi_wrdata [38]
 CLMA_30_84/A3                                                             f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[38]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.783         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.615      10.984         ntclkbufg_0      
 CLMA_30_84/CLK                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[38]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.445                          
 clock uncertainty                                       0.200      10.645                          

 Hold time                                              -0.238      10.407                          

 Data required time                                                 10.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.407                          
 Data arrival time                                                  10.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.237
  Launch Clock Delay      :  5.575
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.639       5.575         ntclkbufg_7      
 CLMA_78_24/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_78_24/Q2                     tco                   0.289       5.864 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.992       6.856         cmos1_href_d0    
 CLMA_58_57/Y2                     td                    0.494       7.350 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.759       8.109         cmos1_8_16bit/N11
 CLMA_50_28/CE                                                             f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.109         Logic Levels: 1  
                                                                                   Logic: 0.783ns(30.900%), Route: 1.751ns(69.100%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.580      17.137         ntclkbufg_7      
 CLMA_50_28/CLK                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.434                          
 clock uncertainty                                      -0.250      17.184                          

 Setup time                                             -0.617      16.567                          

 Data required time                                                 16.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.567                          
 Data arrival time                                                   8.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.458                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.237
  Launch Clock Delay      :  5.575
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.639       5.575         ntclkbufg_7      
 CLMA_78_24/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_78_24/Q2                     tco                   0.289       5.864 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.992       6.856         cmos1_href_d0    
 CLMA_58_57/Y2                     td                    0.494       7.350 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.759       8.109         cmos1_8_16bit/N11
 CLMA_50_28/CE                                                             f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   8.109         Logic Levels: 1  
                                                                                   Logic: 0.783ns(30.900%), Route: 1.751ns(69.100%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.580      17.137         ntclkbufg_7      
 CLMA_50_28/CLK                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.434                          
 clock uncertainty                                      -0.250      17.184                          

 Setup time                                             -0.617      16.567                          

 Data required time                                                 16.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.567                          
 Data arrival time                                                   8.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.458                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.226
  Launch Clock Delay      :  5.575
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.639       5.575         ntclkbufg_7      
 CLMA_78_24/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_78_24/Q2                     tco                   0.289       5.864 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.992       6.856         cmos1_href_d0    
 CLMA_58_57/Y2                     td                    0.494       7.350 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.675       8.025         cmos1_8_16bit/N11
 CLMA_50_84/CE                                                             f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   8.025         Logic Levels: 1  
                                                                                   Logic: 0.783ns(31.959%), Route: 1.667ns(68.041%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.569      17.126         ntclkbufg_7      
 CLMA_50_84/CLK                                                            r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.423                          
 clock uncertainty                                      -0.250      17.173                          

 Setup time                                             -0.617      16.556                          

 Data required time                                                 16.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.556                          
 Data arrival time                                                   8.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.531                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  5.208
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.551       5.208         ntclkbufg_7      
 CLMA_66_84/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_66_84/Q0                     tco                   0.222       5.430 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.515         cmos1_8_16bit/de_out1
 CLMA_66_84/A0                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.606       5.542         ntclkbufg_7      
 CLMA_66_84/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.334       5.208                          
 clock uncertainty                                       0.200       5.408                          

 Hold time                                              -0.094       5.314                          

 Data required time                                                  5.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.314                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/enble/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.531       5.188         ntclkbufg_7      
 CLMA_94_120/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK

 CLMA_94_120/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/enble/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.496         cmos1_8_16bit/enble
 CLMA_94_120/A0                                                            f       cmos1_8_16bit/enble/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.585       5.521         ntclkbufg_7      
 CLMA_94_120/CLK                                                           r       cmos1_8_16bit/enble/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  5.202
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.545       5.202         ntclkbufg_7      
 CLMA_66_48/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_66_48/Q0                     tco                   0.226       5.428 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.213       5.641         cmos1_8_16bit/pdata_i_reg [7]
 CLMS_62_53/M0                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   5.641         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.597       5.533         ntclkbufg_7      
 CLMS_62_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.236                          
 clock uncertainty                                       0.200       5.436                          

 Hold time                                              -0.014       5.422                          

 Data required time                                                  5.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.422                          
 Data arrival time                                                   5.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.566
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.627       6.246         ntclkbufg_8      
 CLMA_46_8/CLK                                                             r       cmos2_href_d0/opit_0/CLK

 CLMA_46_8/Q1                      tco                   0.291       6.537 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.714       7.251         cmos2_href_d0    
 CLMS_46_33/Y3                     td                    0.197       7.448 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.634       8.082         cmos2_8_16bit/N11
 CLMA_58_16/CE                                                             f       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   8.082         Logic Levels: 1  
                                                                                   Logic: 0.488ns(26.580%), Route: 1.348ns(73.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      15.921         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.921 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.545      17.466         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.082                          
 clock uncertainty                                      -0.250      17.832                          

 Setup time                                             -0.617      17.215                          

 Data required time                                                 17.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.215                          
 Data arrival time                                                   8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.133                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.566
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.627       6.246         ntclkbufg_8      
 CLMA_46_8/CLK                                                             r       cmos2_href_d0/opit_0/CLK

 CLMA_46_8/Q1                      tco                   0.291       6.537 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.714       7.251         cmos2_href_d0    
 CLMS_46_33/Y3                     td                    0.197       7.448 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.634       8.082         cmos2_8_16bit/N11
 CLMA_58_16/CE                                                             f       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   8.082         Logic Levels: 1  
                                                                                   Logic: 0.488ns(26.580%), Route: 1.348ns(73.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      15.921         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.921 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.545      17.466         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.082                          
 clock uncertainty                                      -0.250      17.832                          

 Setup time                                             -0.617      17.215                          

 Data required time                                                 17.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.215                          
 Data arrival time                                                   8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.133                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.566
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.627       6.246         ntclkbufg_8      
 CLMA_46_8/CLK                                                             r       cmos2_href_d0/opit_0/CLK

 CLMA_46_8/Q1                      tco                   0.291       6.537 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.714       7.251         cmos2_href_d0    
 CLMS_46_33/Y3                     td                    0.197       7.448 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.634       8.082         cmos2_8_16bit/N11
 CLMA_58_16/CE                                                             f       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   8.082         Logic Levels: 1  
                                                                                   Logic: 0.488ns(26.580%), Route: 1.348ns(73.420%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821      15.921         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      15.921 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.545      17.466         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.616      18.082                          
 clock uncertainty                                      -0.250      17.832                          

 Setup time                                             -0.617      17.215                          

 Data required time                                                 17.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.215                          
 Data arrival time                                                   8.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.133                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.273
  Launch Clock Delay      :  5.613
  Clock Pessimism Removal :  -0.624

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821       4.021         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.021 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.592       5.613         ntclkbufg_8      
 CLMA_42_56/CLK                                                            r       cmos2_d_d0[0]/opit_0/CLK

 CLMA_42_56/Q2                     tco                   0.228       5.841 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.451       6.292         cmos2_d_d0[0]    
 CLMS_42_61/M1                                                             r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   6.292         Logic Levels: 0  
                                                                                   Logic: 0.228ns(33.579%), Route: 0.451ns(66.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.654       6.273         ntclkbufg_8      
 CLMS_42_61/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.624       5.649                          
 clock uncertainty                                       0.200       5.849                          

 Hold time                                              -0.014       5.835                          

 Data required time                                                  5.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.835                          
 Data arrival time                                                   6.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.457                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[5]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.230
  Launch Clock Delay      :  5.561
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821       4.021         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.021 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.540       5.561         ntclkbufg_8      
 CLMA_58_12/CLK                                                            r       cmos2_d_d0[5]/opit_0/CLK

 CLMA_58_12/Q1                     tco                   0.229       5.790 r       cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.462       6.252         cmos2_d_d0[5]    
 CLMA_58_24/M2                                                             r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/D

 Data arrival time                                                   6.252         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.140%), Route: 0.462ns(66.860%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.611       6.230         ntclkbufg_8      
 CLMA_58_24/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.623       5.607                          
 clock uncertainty                                       0.200       5.807                          

 Hold time                                              -0.014       5.793                          

 Data required time                                                  5.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.793                          
 Data arrival time                                                   6.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.619
  Clock Pessimism Removal :  -0.624

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.821       4.021         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.021 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.598       5.619         ntclkbufg_8      
 CLMS_42_61/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK

 CLMS_42_61/Q1                     tco                   0.229       5.848 r       cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.445       6.293         cmos2_8_16bit/pdata_i_reg [2]
 CLMS_42_57/M1                                                             r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/D

 Data arrival time                                                   6.293         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.976%), Route: 0.445ns(66.024%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.168       4.619         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       4.619 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       1.648       6.267         ntclkbufg_8      
 CLMS_42_57/CLK                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.624       5.643                          
 clock uncertainty                                       0.200       5.843                          

 Hold time                                              -0.014       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.587
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_66_104/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_66_104/Q0                    tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.450       6.738         cmos1_de_i       
 CLMA_66_112/Y2                    td                    0.210       6.948 r       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.944       7.892         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.288       8.180 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.180         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9587
 CLMS_70_61/COUT                   td                    0.058       8.238 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.238         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9589
 CLMS_70_69/Y1                     td                    0.498       8.736 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.398       9.134         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [5]
 CLMA_74_68/Y1                     td                    0.304       9.438 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.400       9.838         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_70_68/COUT                   td                    0.502      10.340 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.340         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_72/Y1                     td                    0.498      10.838 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.255      11.093         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_70_72/D3                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                  11.093         Logic Levels: 6  
                                                                                   Logic: 2.647ns(51.963%), Route: 2.447ns(48.037%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.554      29.387         ntclkbufg_5      
 CLMA_70_72/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.786                          
 clock uncertainty                                      -0.250      29.536                          

 Setup time                                             -0.377      29.159                          

 Data required time                                                 29.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.159                          
 Data arrival time                                                  11.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.066                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.584
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_66_104/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_66_104/Q0                    tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.450       6.738         cmos1_de_i       
 CLMA_66_112/Y2                    td                    0.210       6.948 r       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.944       7.892         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.288       8.180 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.180         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9587
 CLMS_70_61/COUT                   td                    0.058       8.238 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.238         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9589
                                   td                    0.058       8.296 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.296         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9591
 CLMS_70_69/COUT                   td                    0.058       8.354 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.354         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9593
 CLMS_70_73/Y1                     td                    0.498       8.852 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.463       9.315         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_66_69/D1                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.315         Logic Levels: 4  
                                                                                   Logic: 1.459ns(43.999%), Route: 1.857ns(56.001%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.551      29.384         ntclkbufg_5      
 CLMS_66_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.406      29.790                          
 clock uncertainty                                      -0.250      29.540                          

 Setup time                                             -0.212      29.328                          

 Data required time                                                 29.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.328                          
 Data arrival time                                                   9.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.013                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.584
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_66_104/CLK                                                           r       cmos1_8_16bit/de_o/opit_0/CLK

 CLMA_66_104/Q0                    tco                   0.289       6.288 r       cmos1_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.450       6.738         cmos1_de_i       
 CLMA_66_112/Y2                    td                    0.210       6.948 r       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.944       7.892         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.288       8.180 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.180         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9587
 CLMS_70_61/COUT                   td                    0.058       8.238 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.238         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9589
                                   td                    0.058       8.296 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.296         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9591
 CLMS_70_69/COUT                   td                    0.058       8.354 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.354         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9593
 CLMS_70_73/Y1                     td                    0.498       8.852 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.463       9.315         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_66_69/C4                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.315         Logic Levels: 4  
                                                                                   Logic: 1.459ns(43.999%), Route: 1.857ns(56.001%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.551      29.384         ntclkbufg_5      
 CLMS_66_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.406      29.790                          
 clock uncertainty                                      -0.250      29.540                          

 Setup time                                             -0.123      29.417                          

 Data required time                                                 29.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.417                          
 Data arrival time                                                   9.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.102                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531       5.564         ntclkbufg_5      
 CLMA_70_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/CLK

 CLMA_70_112/Q0                    tco                   0.222       5.786 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.871         fram_buf/wr_buf_cmos1/u_Frame_cnt/y [0]
 CLMA_70_112/A0                                                            f       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.871         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMA_70_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          

 Hold time                                              -0.094       5.670                          

 Data required time                                                  5.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.670                          
 Data arrival time                                                   5.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[12]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.041
  Launch Clock Delay      :  5.602
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.569       5.602         ntclkbufg_5      
 CLMA_74_68/CLK                                                            r       cmos1_8_16bit/pdata_out3[12]/opit_0/CLK

 CLMA_74_68/Q0                     tco                   0.226       5.828 r       cmos1_8_16bit/pdata_out3[12]/opit_0/Q
                                   net (fanout=1)        0.213       6.041         cmos1_8_16bit/pdata_out3 [12]
 CLMA_78_72/M0                                                             r       cmos1_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                   6.041         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.627       6.041         ntclkbufg_5      
 CLMA_78_72/CLK                                                            r       cmos1_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -0.399       5.642                          
 clock uncertainty                                       0.200       5.842                          

 Hold time                                              -0.014       5.828                          

 Data required time                                                  5.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.828                          
 Data arrival time                                                   6.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[6]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out3[6]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.029
  Launch Clock Delay      :  5.593
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.560       5.593         ntclkbufg_5      
 CLMA_70_52/CLK                                                            r       cmos1_8_16bit/pdata_out2[6]/opit_0/CLK

 CLMA_70_52/Y0                     tco                   0.284       5.877 f       cmos1_8_16bit/pdata_out2[6]/opit_0/Q
                                   net (fanout=1)        0.185       6.062         cmos1_8_16bit/pdata_out2 [6]
 CLMA_70_52/CD                                                             f       cmos1_8_16bit/pdata_out3[6]/opit_0/D

 Data arrival time                                                   6.062         Logic Levels: 0  
                                                                                   Logic: 0.284ns(60.554%), Route: 0.185ns(39.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.615       6.029         ntclkbufg_5      
 CLMA_70_52/CLK                                                            r       cmos1_8_16bit/pdata_out3[6]/opit_0/CLK
 clock pessimism                                        -0.436       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                               0.053       5.846                          

 Data required time                                                  5.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.846                          
 Data arrival time                                                   6.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.225
  Launch Clock Delay      :  11.483
  Clock Pessimism Removal :  1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_90_92/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_90_92/Q0                     tco                   0.289      11.772 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.560      12.332         cmos2_de_i       
 CLMA_90_92/Y0                     td                    0.210      12.542 r       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.958      13.500         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.288      13.788 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.788         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9729
 CLMS_78_129/COUT                  td                    0.058      13.846 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.846         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9731
                                   td                    0.058      13.904 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.904         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9733
 CLMS_78_133/Y3                    td                    0.501      14.405 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.918      15.323         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMA_90_128/Y1                    td                    0.212      15.535 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.613      16.148         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_78_132/COUT                  td                    0.507      16.655 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.655         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_78_136/Y1                    td                    0.498      17.153 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.374      17.527         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_90_136/D1                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  17.527         Logic Levels: 6  
                                                                                   Logic: 2.621ns(43.365%), Route: 3.423ns(56.635%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093      30.093         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.342 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.342         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.342 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.494         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.025         ntclkbufg_4      
 CLMA_90_136/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.204      35.229                          
 clock uncertainty                                      -0.250      34.979                          

 Setup time                                             -0.212      34.767                          

 Data required time                                                 34.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.767                          
 Data arrival time                                                  17.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.240                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.225
  Launch Clock Delay      :  11.483
  Clock Pessimism Removal :  1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_90_92/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_90_92/Q0                     tco                   0.289      11.772 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.560      12.332         cmos2_de_i       
 CLMA_90_92/Y0                     td                    0.210      12.542 r       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.958      13.500         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.288      13.788 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.788         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9729
 CLMS_78_129/COUT                  td                    0.058      13.846 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.846         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9731
                                   td                    0.058      13.904 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.904         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9733
 CLMS_78_133/Y3                    td                    0.501      14.405 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.462      14.867         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMS_78_145/C3                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                  14.867         Logic Levels: 3  
                                                                                   Logic: 1.404ns(41.489%), Route: 1.980ns(58.511%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093      30.093         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.342 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.342         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.342 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.494         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.025         ntclkbufg_4      
 CLMS_78_145/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.204      35.229                          
 clock uncertainty                                      -0.250      34.979                          

 Setup time                                             -0.398      34.581                          

 Data required time                                                 34.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.581                          
 Data arrival time                                                  14.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.714                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.225
  Launch Clock Delay      :  11.483
  Clock Pessimism Removal :  1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_90_92/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_90_92/Q0                     tco                   0.289      11.772 r       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.560      12.332         cmos2_de_i       
 CLMA_90_92/Y0                     td                    0.210      12.542 r       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.958      13.500         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.288      13.788 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.788         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9729
 CLMS_78_129/COUT                  td                    0.058      13.846 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.846         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9731
                                   td                    0.058      13.904 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.904         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9733
 CLMS_78_133/COUT                  td                    0.058      13.962 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.962         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9735
                                   td                    0.058      14.020 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.020         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9737
 CLMS_78_137/Y3                    td                    0.501      14.521 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.507      15.028         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_136/D0                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  15.028         Logic Levels: 4  
                                                                                   Logic: 1.520ns(42.877%), Route: 2.025ns(57.123%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093      30.093         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.342 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.342         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.342 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.494         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.025         ntclkbufg_4      
 CLMA_90_136/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.204      35.229                          
 clock uncertainty                                      -0.250      34.979                          

 Setup time                                             -0.197      34.782                          

 Data required time                                                 34.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.782                          
 Data arrival time                                                  15.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.754                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/I11
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.483
  Launch Clock Delay      :  10.225
  Clock Pessimism Removal :  -1.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093       6.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.542 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.542         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.542 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.694         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.694 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.225         ntclkbufg_4      
 CLMS_94_101/CLK                                                           r       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/CLK

 CLMS_94_101/Q1                    tco                   0.224      10.449 f       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.286      10.735         fram_buf/wr_buf_cmos2/y_cnt [6]
 CLMS_94_101/B1                                                            f       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/I11

 Data arrival time                                                  10.735         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.922%), Route: 0.286ns(56.078%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMS_94_101/CLK                                                           r       fram_buf/wr_buf_cmos2/y_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.258      10.225                          
 clock uncertainty                                       0.200      10.425                          

 Hold time                                              -0.106      10.319                          

 Data required time                                                 10.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.319                          
 Data arrival time                                                  10.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/I11
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.483
  Launch Clock Delay      :  10.225
  Clock Pessimism Removal :  -1.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093       6.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.542 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.542         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.542 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.694         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.694 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.225         ntclkbufg_4      
 CLMS_94_105/CLK                                                           r       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/CLK

 CLMS_94_105/Q1                    tco                   0.224      10.449 f       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.286      10.735         fram_buf/wr_buf_cmos2/y_cnt [10]
 CLMS_94_105/B1                                                            f       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/I11

 Data arrival time                                                  10.735         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.922%), Route: 0.286ns(56.078%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMS_94_105/CLK                                                           r       fram_buf/wr_buf_cmos2/y_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.258      10.225                          
 clock uncertainty                                       0.200      10.425                          

 Hold time                                              -0.106      10.319                          

 Data required time                                                 10.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.319                          
 Data arrival time                                                  10.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/I11
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.483
  Launch Clock Delay      :  10.225
  Clock Pessimism Removal :  -1.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093       6.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.542 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.542         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.542 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.694         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.694 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.225         ntclkbufg_4      
 CLMS_78_137/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_78_137/Q1                    tco                   0.224      10.449 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.292      10.741         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [9]
 CLMS_78_137/B1                                                            f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/I11

 Data arrival time                                                  10.741         Logic Levels: 0  
                                                                                   Logic: 0.224ns(43.411%), Route: 0.292ns(56.589%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMS_78_137/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.258      10.225                          
 clock uncertainty                                       0.200      10.425                          

 Hold time                                              -0.106      10.319                          

 Data required time                                                 10.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.319                          
 Data arrival time                                                  10.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.422                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.708       5.084         ntclkbufg_1      
 CLMS_190_281/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_281/Q2                   tco                   0.290       5.374 r       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.713       6.087         fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt [0]
                                   td                    0.327       6.414 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.414         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [2]
 CLMA_186_276/COUT                 td                    0.058       6.472 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.472         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [6]
 CLMA_186_280/Y1                   td                    0.498       6.970 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.411       7.381         fram_buf/u_processor_inst/u_multiCamera_ctr/N181
 CLMA_194_281/Y0                   td                    0.285       7.666 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/gateop_perm/Z
                                   net (fanout=1)        0.540       8.206         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90134
 CLMA_202_284/Y0                   td                    0.196       8.402 f       fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en_d1/opit_0_L5Q_perm/Z
                                   net (fanout=4)        1.690      10.092         fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en
                                   td                    0.288      10.380 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.380         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8431
 CLMA_262_344/COUT                 td                    0.058      10.438 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.438         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8433
 CLMA_262_348/Y1                   td                    0.498      10.936 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.414      11.350         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11 [5]
 CLMA_262_340/Y2                   td                    0.286      11.636 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.579      12.215         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_254_344/COUT                 td                    0.502      12.717 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.717         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_254_348/Y1                   td                    0.498      13.215 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.122      13.337         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21
 CLMA_254_348/C0                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  13.337         Logic Levels: 9  
                                                                                   Logic: 3.784ns(45.850%), Route: 4.469ns(54.150%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.652      19.552         ntclkbufg_1      
 CLMA_254_348/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.310      19.862                          
 clock uncertainty                                      -0.150      19.712                          

 Setup time                                             -0.196      19.516                          

 Data required time                                                 19.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.516                          
 Data arrival time                                                  13.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.179                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.708       5.084         ntclkbufg_1      
 CLMS_190_281/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_281/Q2                   tco                   0.290       5.374 r       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.713       6.087         fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt [0]
                                   td                    0.327       6.414 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.414         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [2]
 CLMA_186_276/COUT                 td                    0.058       6.472 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.472         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [6]
 CLMA_186_280/Y1                   td                    0.498       6.970 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.411       7.381         fram_buf/u_processor_inst/u_multiCamera_ctr/N181
 CLMA_194_281/Y0                   td                    0.285       7.666 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/gateop_perm/Z
                                   net (fanout=1)        0.540       8.206         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90134
 CLMA_202_284/Y0                   td                    0.196       8.402 f       fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en_d1/opit_0_L5Q_perm/Z
                                   net (fanout=4)        1.690      10.092         fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en
                                   td                    0.288      10.380 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.380         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8431
 CLMA_262_344/COUT                 td                    0.058      10.438 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.438         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8433
 CLMA_262_348/Y1                   td                    0.498      10.936 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.414      11.350         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11 [5]
 CLMA_262_340/Y2                   td                    0.286      11.636 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.543      12.179         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_262_345/COUT                 td                    0.502      12.681 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.681         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24.co [6]
 CLMS_262_349/CIN                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  12.681         Logic Levels: 8  
                                                                                   Logic: 3.286ns(43.254%), Route: 4.311ns(56.746%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.652      19.552         ntclkbufg_1      
 CLMS_262_349/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.310      19.862                          
 clock uncertainty                                      -0.150      19.712                          

 Setup time                                             -0.357      19.355                          

 Data required time                                                 19.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.355                          
 Data arrival time                                                  12.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.674                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.585       4.961         ntclkbufg_1      
 DRM_142_148/CLKB[0]                                                       r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_148/QB0[0]                tco                   2.307       7.268 f       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        1.949       9.217         fram_buf/u_rd_char/fifo_rd_data_16o [2]
 CLMA_230_232/Y1                   td                    0.212       9.429 r       fram_buf/u_rd_char/N47_8/gateop_perm/Z
                                   net (fanout=1)        0.563       9.992         fram_buf/u_rd_char/_N90160
 CLMS_214_237/Y0                   td                    0.210      10.202 r       fram_buf/u_rd_char/N47_10/gateop_perm/Z
                                   net (fanout=1)        0.453      10.655         fram_buf/u_rd_char/_N90162
 CLMS_226_237/Y1                   td                    0.212      10.867 r       fram_buf/u_rd_char/N55/gateop_perm/Z
                                   net (fanout=16)       0.734      11.601         fram_buf/u_rd_char/N55
 CLMS_242_249/Y3                   td                    0.197      11.798 f       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        1.007      12.805         fram_buf/vout_data_charAdd [13]
 CLMA_262_212/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D

 Data arrival time                                                  12.805         Logic Levels: 4  
                                                                                   Logic: 3.138ns(40.005%), Route: 4.706ns(59.995%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_262_212/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK
 clock pessimism                                         0.290      19.721                          
 clock uncertainty                                      -0.150      19.571                          

 Setup time                                             -0.088      19.483                          

 Data required time                                                 19.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.483                          
 Data arrival time                                                  12.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/fifo_en_x1/opit_0_L5Q_perm/L1
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.543
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      0.889       5.735         vs_720p          
 CLMS_174_145/Y1                   td                    0.330       6.065 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=31)       1.283       7.348         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/wr_rst
 CLMA_130_80/A1                                                            r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/fifo_en_x1/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.348         Logic Levels: 1  
                                                                                   Logic: 0.559ns(20.469%), Route: 2.172ns(79.531%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.031       7.543         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_130_80/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/fifo_en_x1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.277       7.266                          
 clock uncertainty                                       0.000       7.266                          

 Hold time                                              -0.113       7.153                          

 Data required time                                                  7.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.153                          
 Data arrival time                                                   7.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cin
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.888
  Launch Clock Delay      :  5.817
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.086 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.702       4.788         ntR4389          
 CLMA_182_168/Y0                   td                    0.229       5.017 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.800       5.817         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_170_141/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/CLK

 CLMS_170_141/Q0                   tco                   0.222       6.039 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/Q
                                   net (fanout=7)        0.348       6.387         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [9]
                                   td                    0.136       6.523 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.523         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/_N8897
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.523         Logic Levels: 0  
                                                                                   Logic: 0.358ns(50.708%), Route: 0.348ns(49.292%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.376       6.888         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_132/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.495       6.393                          
 clock uncertainty                                       0.000       6.393                          

 Hold time                                              -0.071       6.322                          

 Data required time                                                  6.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.322                          
 Data arrival time                                                   6.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[11]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/I12
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.888
  Launch Clock Delay      :  5.666
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.086 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.702       4.788         ntR4389          
 CLMA_182_168/Y0                   td                    0.229       5.017 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.649       5.666         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[11]/opit_0/CLK

 CLMA_170_148/Q1                   tco                   0.224       5.890 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[11]/opit_0/Q
                                   net (fanout=7)        0.491       6.381         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [11]
 CLMA_170_132/D2                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/I12

 Data arrival time                                                   6.381         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.329%), Route: 0.491ns(68.671%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.376       6.888         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_132/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.495       6.393                          
 clock uncertainty                                       0.000       6.393                          

 Hold time                                              -0.221       6.172                          

 Data required time                                                  6.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.172                          
 Data arrival time                                                   6.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_294_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_137/Q3                   tco                   0.288       5.243 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.398       5.641         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_298_140/Y2                   td                    0.322       5.963 r       ms72xx_ctl/ms7200_ctl/N2009_4/gateop_perm/Z
                                   net (fanout=1)        0.120       6.083         ms72xx_ctl/ms7200_ctl/_N79423
 CLMA_298_140/Y0                   td                    0.210       6.293 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.398       6.691         ms72xx_ctl/ms7200_ctl/_N79463
 CLMA_302_140/Y0                   td                    0.210       6.901 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.455       7.356         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_132/Y2                   td                    0.210       7.566 r       ms72xx_ctl/ms7200_ctl/N1845_3/gateop_perm/Z
                                   net (fanout=7)        0.498       8.064         ms72xx_ctl/ms7200_ctl/N1386
 CLMS_294_125/Y1                   td                    0.304       8.368 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_10/gateop_perm/Z
                                   net (fanout=1)        0.250       8.618         ms72xx_ctl/ms7200_ctl/_N16
 CLMS_294_125/Y0                   td                    0.210       8.828 r       ms72xx_ctl/ms7200_ctl/state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.561       9.389         ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMA_302_124/Y3                   td                    0.459       9.848 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.267      10.115         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_298_124/D4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.115         Logic Levels: 7  
                                                                                   Logic: 2.213ns(42.888%), Route: 2.947ns(57.112%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_298_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.120     104.631                          

 Data required time                                                104.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.631                          
 Data arrival time                                                  10.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.516                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_310_117/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK

 CLMS_310_117/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/Q
                                   net (fanout=1)        0.401       5.647         ms72xx_ctl/data_out_rx [3]
 CLMA_310_120/Y2                   td                    0.478       6.125 r       ms72xx_ctl/ms7200_ctl/N40_6/gateop_perm/Z
                                   net (fanout=1)        0.619       6.744         ms72xx_ctl/ms7200_ctl/_N86626
 CLMS_310_121/Y2                   td                    0.210       6.954 r       ms72xx_ctl/ms7200_ctl/N40_8/gateop_perm/Z
                                   net (fanout=1)        0.485       7.439         ms72xx_ctl/ms7200_ctl/_N86628
 CLMA_302_124/Y2                   td                    0.210       7.649 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.270       7.919         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_128/Y2                   td                    0.210       8.129 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.270       8.399         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_132/CECO                 td                    0.184       8.583 r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.583         ntR2126          
 CLMA_302_136/CECO                 td                    0.184       8.767 r       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.767         ntR2125          
 CLMA_302_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.767         Logic Levels: 6  
                                                                                   Logic: 1.767ns(46.354%), Route: 2.045ns(53.646%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_302_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.729     104.022                          

 Data required time                                                104.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.022                          
 Data arrival time                                                   8.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.255                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_310_117/CLK                                                          r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK

 CLMS_310_117/Q1                   tco                   0.291       5.246 r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/Q
                                   net (fanout=1)        0.401       5.647         ms72xx_ctl/data_out_rx [3]
 CLMA_310_120/Y2                   td                    0.478       6.125 r       ms72xx_ctl/ms7200_ctl/N40_6/gateop_perm/Z
                                   net (fanout=1)        0.619       6.744         ms72xx_ctl/ms7200_ctl/_N86626
 CLMS_310_121/Y2                   td                    0.210       6.954 r       ms72xx_ctl/ms7200_ctl/N40_8/gateop_perm/Z
                                   net (fanout=1)        0.485       7.439         ms72xx_ctl/ms7200_ctl/_N86628
 CLMA_302_124/Y2                   td                    0.210       7.649 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.270       7.919         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_128/Y2                   td                    0.210       8.129 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.270       8.399         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_132/CECO                 td                    0.184       8.583 r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.583         ntR2126          
 CLMA_302_136/CECO                 td                    0.184       8.767 r       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.767         ntR2125          
 CLMA_302_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.767         Logic Levels: 6  
                                                                                   Logic: 1.767ns(46.354%), Route: 2.045ns(53.646%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_302_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.729     104.022                          

 Data required time                                                104.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.022                          
 Data arrival time                                                   8.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.255                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMS_298_133/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       4.921         ms72xx_ctl/ms7200_ctl/cmd_index [0]
 CLMS_298_133/D4                                                           f       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_298_133/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMA_314_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK

 CLMA_314_164/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.088       4.922         ms72xx_ctl/iic_dri_tx/fre_cnt [4]
 CLMA_314_164/D4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_314_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMS_298_121/CLK                                                          r       ms72xx_ctl/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm/CLK

 CLMS_298_121/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.089       4.923         ms72xx_ctl/iic_dri_rx/trans_byte [0]
 CLMS_298_121/D4                                                           f       ms72xx_ctl/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_298_121/CLK                                                          r       ms72xx_ctl/iic_dri_rx/trans_byte[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.644
  Launch Clock Delay      :  4.993
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.621       4.993         ntclkbufg_10     
 CLMA_30_57/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q2                     tco                   0.290       5.283 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.309       5.592         coms1_reg_config/clock_20k_cnt [3]
 CLMA_30_49/Y0                     td                    0.487       6.079 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.517         coms1_reg_config/_N734
 CLMA_30_56/Y2                     td                    0.210       6.727 r       coms1_reg_config/N8_mux10/gateop/Z
                                   net (fanout=12)       0.571       7.298         coms1_reg_config/N8
                                   td                    0.477       7.775 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.775         coms1_reg_config/_N8252
 CLMA_30_57/COUT                   td                    0.058       7.833 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.833         coms1_reg_config/_N8254
                                   td                    0.058       7.891 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.891         coms1_reg_config/_N8256
 CLMA_30_61/COUT                   td                    0.058       7.949 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.949         coms1_reg_config/_N8258
 CLMA_30_69/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.949         Logic Levels: 4  
                                                                                   Logic: 1.638ns(55.413%), Route: 1.318ns(44.587%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.560      44.644         ntclkbufg_10     
 CLMA_30_69/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.957                          
 clock uncertainty                                      -0.150      44.807                          

 Setup time                                             -0.170      44.637                          

 Data required time                                                 44.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.637                          
 Data arrival time                                                   7.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.688                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.655
  Launch Clock Delay      :  4.993
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.621       4.993         ntclkbufg_10     
 CLMA_30_57/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q2                     tco                   0.290       5.283 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.309       5.592         coms1_reg_config/clock_20k_cnt [3]
 CLMA_30_49/Y0                     td                    0.487       6.079 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.517         coms1_reg_config/_N734
 CLMA_30_56/Y2                     td                    0.210       6.727 r       coms1_reg_config/N8_mux10/gateop/Z
                                   net (fanout=12)       0.571       7.298         coms1_reg_config/N8
                                   td                    0.477       7.775 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.775         coms1_reg_config/_N8252
 CLMA_30_57/COUT                   td                    0.058       7.833 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.833         coms1_reg_config/_N8254
                                   td                    0.058       7.891 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.891         coms1_reg_config/_N8256
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.891         Logic Levels: 3  
                                                                                   Logic: 1.580ns(54.520%), Route: 1.318ns(45.480%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.571      44.655         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.968                          
 clock uncertainty                                      -0.150      44.818                          

 Setup time                                             -0.167      44.651                          

 Data required time                                                 44.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.651                          
 Data arrival time                                                   7.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.760                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.655
  Launch Clock Delay      :  4.993
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.621       4.993         ntclkbufg_10     
 CLMA_30_57/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q2                     tco                   0.290       5.283 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.309       5.592         coms1_reg_config/clock_20k_cnt [3]
 CLMA_30_49/Y0                     td                    0.487       6.079 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.438       6.517         coms1_reg_config/_N734
 CLMA_30_56/Y2                     td                    0.210       6.727 r       coms1_reg_config/N8_mux10/gateop/Z
                                   net (fanout=12)       0.571       7.298         coms1_reg_config/N8
                                   td                    0.477       7.775 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.775         coms1_reg_config/_N8252
 CLMA_30_57/COUT                   td                    0.058       7.833 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.833         coms1_reg_config/_N8254
 CLMA_30_61/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.833         Logic Levels: 3  
                                                                                   Logic: 1.522ns(53.592%), Route: 1.318ns(46.408%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.571      44.655         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.968                          
 clock uncertainty                                      -0.150      44.818                          

 Setup time                                             -0.170      44.648                          

 Data required time                                                 44.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.648                          
 Data arrival time                                                   7.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.815                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.998
  Launch Clock Delay      :  4.655
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.571       4.655         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_30_61/Q0                     tco                   0.222       4.877 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.962         coms1_reg_config/clock_20k_cnt [5]
 CLMA_30_61/A1                                                             f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.962         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.626       4.998         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.655                          
 clock uncertainty                                       0.000       4.655                          

 Hold time                                              -0.121       4.534                          

 Data required time                                                  4.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.534                          
 Data arrival time                                                   4.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.987
  Launch Clock Delay      :  4.644
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.560       4.644         ntclkbufg_10     
 CLMA_30_69/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_30_69/Q0                     tco                   0.222       4.866 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.951         coms1_reg_config/clock_20k_cnt [9]
 CLMA_30_69/A1                                                             f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.951         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.615       4.987         ntclkbufg_10     
 CLMA_30_69/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.121       4.523                          

 Data required time                                                  4.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.523                          
 Data arrival time                                                   4.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.987
  Launch Clock Delay      :  4.644
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.560       4.644         ntclkbufg_10     
 CLMA_30_53/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_53/Q0                     tco                   0.222       4.866 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       4.952         coms1_reg_config/clock_20k_cnt [0]
 CLMA_30_53/A1                                                             f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.952         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.615       4.987         ntclkbufg_10     
 CLMA_30_53/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.121       4.523                          

 Data required time                                                  4.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.523                          
 Data arrival time                                                   4.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_113/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/CLK

 CLMA_110_113/Q1                   tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.608       6.422         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x [0]
 CLMA_110_109/Y3                   td                    0.287       6.709 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.161       7.870         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.288       8.158 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.158         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9789
 CLMA_62_124/COUT                  td                    0.058       8.216 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.216         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9791
 CLMA_62_128/Y1                    td                    0.498       8.714 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.557       9.271         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [5]
 CLMA_58_129/Y3                    td                    0.210       9.481 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.726      10.207         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_70_129/COUT                  td                    0.502      10.709 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.709         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_70_133/Y1                    td                    0.498      11.207 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.255      11.462         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_70_132/B1                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.462         Logic Levels: 6  
                                                                                   Logic: 2.632ns(44.317%), Route: 3.307ns(55.683%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.213    1005.206                          

 Data required time                                               1005.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.206                          
 Data arrival time                                                  11.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.744                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_113/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/CLK

 CLMA_110_113/Q1                   tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.608       6.422         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x [0]
 CLMA_110_109/Y3                   td                    0.287       6.709 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.161       7.870         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.288       8.158 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.158         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9789
 CLMA_62_124/COUT                  td                    0.058       8.216 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.216         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9791
                                   td                    0.058       8.274 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.274         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9793
 CLMA_62_128/COUT                  td                    0.058       8.332 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.332         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9795
                                   td                    0.058       8.390 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.390         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9797
 CLMA_62_132/Y3                    td                    0.501       8.891 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.549       9.440         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_70_132/A1                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.440         Logic Levels: 4  
                                                                                   Logic: 1.599ns(40.822%), Route: 2.318ns(59.178%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.231    1005.188                          

 Data required time                                               1005.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.188                          
 Data arrival time                                                   9.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.748                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_113/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/CLK

 CLMA_110_113/Q1                   tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.608       6.422         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_x [0]
 CLMA_110_109/Y3                   td                    0.287       6.709 r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       1.161       7.870         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.288       8.158 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.158         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9789
 CLMA_62_124/COUT                  td                    0.058       8.216 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.216         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9791
                                   td                    0.058       8.274 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.274         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9793
 CLMA_62_128/COUT                  td                    0.058       8.332 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.332         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9795
                                   td                    0.058       8.390 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.390         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9797
 CLMA_62_132/Y3                    td                    0.501       8.891 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.549       9.440         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_70_132/B4                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.440         Logic Levels: 4  
                                                                                   Logic: 1.599ns(40.822%), Route: 2.318ns(59.178%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Setup time                                             -0.120    1005.299                          

 Data required time                                               1005.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.299                          
 Data arrival time                                                   9.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.859                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/fifo_en_x1/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.224       5.414 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.086       5.500         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/D1                                                            f       fram_buf/wr_buf_hdmi_in/fifo_en_x1/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/fifo_en_x1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.106       5.084                          

 Data required time                                                  5.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.084                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[6]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[6]/opit_0_A2Q21/I01
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_110_105/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[6]/opit_0_A2Q21/CLK

 CLMA_110_105/Q0                   tco                   0.222       5.412 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.085       5.497         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x [5]
 CLMA_110_105/A1                                                           f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[6]/opit_0_A2Q21/I01

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_105/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.121       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/I01
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_110_109/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK

 CLMA_110_109/Q0                   tco                   0.222       5.412 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.085       5.497         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x [9]
 CLMA_110_109/A1                                                           f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/I01

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_109/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/x[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.121       5.069                          

 Data required time                                                  5.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.069                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L2
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_270_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMA_270_216/Q1                   tco                   0.291      10.321 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.557      10.878         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [14]
 CLMA_266_216/Y1                   td                    0.468      11.346 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_38/gateop_perm/Z
                                   net (fanout=1)        0.402      11.748         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/_N90297
 CLMS_262_221/Y3                   td                    0.210      11.958 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_41/gateop_perm/Z
                                   net (fanout=4)        0.254      12.212         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79454
 CLMS_262_221/Y0                   td                    0.210      12.422 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N585_1/gateop_perm/Z
                                   net (fanout=5)        0.681      13.103         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79527
 CLMA_250_209/Y3                   td                    0.468      13.571 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.410      13.981         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N79690
 CLMA_246_204/Y0                   td                    0.210      14.191 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       1.088      15.279         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_246_236/Y3                   td                    0.287      15.566 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[14]/gateop_perm/Z
                                   net (fanout=1)        0.563      16.129         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [14]
 CLMA_242_224/COUT                 td                    0.348      16.477 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.477         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10041
                                   td                    0.058      16.535 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.535         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10043
 CLMA_242_228/COUT                 td                    0.058      16.593 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.593         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10045
                                   td                    0.058      16.651 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.651         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10047
 CLMA_242_232/COUT                 td                    0.058      16.709 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.709         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10049
                                   td                    0.058      16.767 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.767         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10051
 CLMA_242_236/COUT                 td                    0.058      16.825 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.825         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                   td                    0.058      16.883 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.883         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
 CLMA_242_240/COUT                 td                    0.058      16.941 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.941         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10057
 CLMA_242_244/Y0                   td                    0.269      17.210 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/gateop_perm/Y
                                   net (fanout=1)        0.497      17.707         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
 CLMA_250_236/C2                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L2

 Data arrival time                                                  17.707         Logic Levels: 12 
                                                                                   Logic: 3.225ns(42.009%), Route: 4.452ns(57.991%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 CLMA_250_236/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548    1009.994                          
 clock uncertainty                                      -0.050    1009.944                          

 Setup time                                             -0.391    1009.553                          

 Data required time                                               1009.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.553                          
 Data arrival time                                                  17.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_270_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMA_270_216/Q1                   tco                   0.291      10.321 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.557      10.878         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [14]
 CLMA_266_216/Y1                   td                    0.468      11.346 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_38/gateop_perm/Z
                                   net (fanout=1)        0.402      11.748         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/_N90297
 CLMS_262_221/Y3                   td                    0.210      11.958 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_41/gateop_perm/Z
                                   net (fanout=4)        0.254      12.212         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79454
 CLMS_262_221/Y0                   td                    0.210      12.422 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N585_1/gateop_perm/Z
                                   net (fanout=5)        0.681      13.103         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79527
 CLMA_250_209/Y3                   td                    0.468      13.571 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.410      13.981         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N79690
 CLMA_246_204/Y0                   td                    0.210      14.191 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       1.088      15.279         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_246_236/Y3                   td                    0.287      15.566 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[14]/gateop_perm/Z
                                   net (fanout=1)        0.563      16.129         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [14]
 CLMA_242_224/COUT                 td                    0.348      16.477 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.477         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10041
                                   td                    0.058      16.535 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.535         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10043
 CLMA_242_228/COUT                 td                    0.058      16.593 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.593         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10045
                                   td                    0.058      16.651 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.651         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10047
 CLMA_242_232/COUT                 td                    0.058      16.709 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.709         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10049
                                   td                    0.058      16.767 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.767         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10051
 CLMA_242_236/COUT                 td                    0.058      16.825 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.825         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                   td                    0.058      16.883 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.883         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
 CLMA_242_240/Y3                   td                    0.501      17.384 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Y1
                                   net (fanout=1)        0.547      17.931         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
 CLMA_250_236/B4                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.931         Logic Levels: 11 
                                                                                   Logic: 3.399ns(43.020%), Route: 4.502ns(56.980%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 CLMA_250_236/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548    1009.994                          
 clock uncertainty                                      -0.050    1009.944                          

 Setup time                                             -0.120    1009.824                          

 Data required time                                               1009.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.824                          
 Data arrival time                                                  17.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_270_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMA_270_216/Q1                   tco                   0.291      10.321 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.557      10.878         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [14]
 CLMA_266_216/Y1                   td                    0.468      11.346 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_38/gateop_perm/Z
                                   net (fanout=1)        0.402      11.748         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/_N90297
 CLMS_262_221/Y3                   td                    0.210      11.958 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_41/gateop_perm/Z
                                   net (fanout=4)        0.254      12.212         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79454
 CLMS_262_221/Y0                   td                    0.210      12.422 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N585_1/gateop_perm/Z
                                   net (fanout=5)        0.681      13.103         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79527
 CLMA_250_209/Y3                   td                    0.468      13.571 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.410      13.981         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N79690
 CLMA_246_204/Y0                   td                    0.210      14.191 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       1.088      15.279         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_246_236/Y3                   td                    0.287      15.566 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[14]/gateop_perm/Z
                                   net (fanout=1)        0.563      16.129         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [14]
 CLMA_242_224/COUT                 td                    0.348      16.477 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.477         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10041
                                   td                    0.058      16.535 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.535         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10043
 CLMA_242_228/COUT                 td                    0.058      16.593 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.593         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10045
                                   td                    0.058      16.651 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.651         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10047
 CLMA_242_232/COUT                 td                    0.058      16.709 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.709         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10049
 CLMA_242_236/Y1                   td                    0.498      17.207 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Y1
                                   net (fanout=1)        0.761      17.968         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [24]
 CLMA_242_264/C4                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.968         Logic Levels: 10 
                                                                                   Logic: 3.222ns(40.590%), Route: 4.716ns(59.410%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.652    1008.567         udp_clk          
 CLMA_242_264/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.530    1010.097                          
 clock uncertainty                                      -0.050    1010.047                          

 Setup time                                             -0.123    1009.924                          

 Data required time                                               1009.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.924                          
 Data arrival time                                                  17.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length[6]/opit_0_inv/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[7]/opit_0_inv_A2Q21/I04
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_210_157/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length[6]/opit_0_inv/CLK

 CLMA_210_157/Q1                   tco                   0.224       8.670 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length[6]/opit_0_inv/Q
                                   net (fanout=6)        0.087       8.757         u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length [6]
 CLMA_210_156/C4                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[7]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   8.757         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_210_156/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.034       8.441                          

 Data required time                                                  8.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.441                          
 Data arrival time                                                   8.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_110_60/CLK                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_110_60/Q0                    tco                   0.222       8.668 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.089       8.757         fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [4]
 CLMA_110_61/B4                                                            f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.757         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_110_61/CLK                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.035       8.440                          

 Data required time                                                  8.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.440                          
 Data arrival time                                                   8.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[5]/opit_0_inv/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_cache/arp_cache[5]/opit_0_inv/D
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_230_168/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[5]/opit_0_inv/CLK

 CLMA_230_168/Q0                   tco                   0.222       8.668 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[5]/opit_0_inv/Q
                                   net (fanout=2)        0.187       8.855         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [5]
 CLMA_230_169/CD                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_cache/arp_cache[5]/opit_0_inv/D

 Data arrival time                                                   8.855         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_230_169/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_cache/arp_cache[5]/opit_0_inv/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                               0.053       8.528                          

 Data required time                                                  8.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.528                          
 Data arrival time                                                   8.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.994  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  7.026
  Clock Pessimism Removal :  0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.545       7.026         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK

 CLMA_170_120/Q0                   tco                   0.289       7.315 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/Q
                                   net (fanout=3)        0.574       7.889         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [1]
                                   td                    0.477       8.366 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.366         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8608
 CLMS_166_137/COUT                 td                    0.058       8.424 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.424         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8610
                                   td                    0.058       8.482 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.482         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8612
 CLMS_166_141/COUT                 td                    0.058       8.540 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.540         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8614
                                   td                    0.058       8.598 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.598         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8616
 CLMS_166_145/COUT                 td                    0.058       8.656 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.656         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8618
                                   td                    0.058       8.714 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.714         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8620
 CLMS_166_149/COUT                 td                    0.058       8.772 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8622
 CLMS_166_153/Y1                   td                    0.498       9.270 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[17]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.566       9.836         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h_next [17]
 CLMA_170_168/Y1                   td                    0.565      10.401 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.411      10.812         _N154            
 CLMA_170_160/Y3                   td                    0.197      11.009 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.744      11.753         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514
 CLMA_174_192/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE

 Data arrival time                                                  11.753         Logic Levels: 7  
                                                                                   Logic: 2.432ns(51.449%), Route: 2.295ns(48.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4390          
 CLMA_182_168/Y0                   td                    0.208      12.347 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.551      12.898         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_174_192/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.480      13.378                          
 clock uncertainty                                      -0.150      13.228                          

 Setup time                                             -0.617      12.611                          

 Data required time                                                 12.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.611                          
 Data arrival time                                                  11.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.858                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.994  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  7.026
  Clock Pessimism Removal :  0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.545       7.026         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK

 CLMA_170_120/Q0                   tco                   0.289       7.315 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/Q
                                   net (fanout=3)        0.574       7.889         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [1]
                                   td                    0.477       8.366 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.366         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8608
 CLMS_166_137/COUT                 td                    0.058       8.424 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.424         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8610
                                   td                    0.058       8.482 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.482         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8612
 CLMS_166_141/COUT                 td                    0.058       8.540 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.540         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8614
                                   td                    0.058       8.598 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.598         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8616
 CLMS_166_145/COUT                 td                    0.058       8.656 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.656         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8618
                                   td                    0.058       8.714 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.714         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8620
 CLMS_166_149/COUT                 td                    0.058       8.772 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8622
 CLMS_166_153/Y1                   td                    0.498       9.270 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[17]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.566       9.836         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h_next [17]
 CLMA_170_168/Y1                   td                    0.565      10.401 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.411      10.812         _N154            
 CLMA_170_160/Y3                   td                    0.197      11.009 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.744      11.753         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514
 CLMA_174_192/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE

 Data arrival time                                                  11.753         Logic Levels: 7  
                                                                                   Logic: 2.432ns(51.449%), Route: 2.295ns(48.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4390          
 CLMA_182_168/Y0                   td                    0.208      12.347 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.551      12.898         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_174_192/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[11]/opit_0_AQ/CLK
 clock pessimism                                         0.480      13.378                          
 clock uncertainty                                      -0.150      13.228                          

 Setup time                                             -0.617      12.611                          

 Data required time                                                 12.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.611                          
 Data arrival time                                                  11.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.858                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.528
  Launch Clock Delay      :  7.026
  Clock Pessimism Removal :  0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.545       7.026         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK

 CLMA_170_120/Q0                   tco                   0.289       7.315 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/Q
                                   net (fanout=3)        0.574       7.889         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [1]
                                   td                    0.477       8.366 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.366         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8608
 CLMS_166_137/COUT                 td                    0.058       8.424 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.424         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8610
                                   td                    0.058       8.482 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.482         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8612
 CLMS_166_141/COUT                 td                    0.058       8.540 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.540         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8614
                                   td                    0.058       8.598 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.598         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8616
 CLMS_166_145/COUT                 td                    0.058       8.656 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.656         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8618
                                   td                    0.058       8.714 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.714         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8620
 CLMS_166_149/COUT                 td                    0.058       8.772 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.772         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8622
 CLMS_166_153/Y1                   td                    0.498       9.270 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[17]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.566       9.836         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h_next [17]
 CLMA_170_168/Y1                   td                    0.565      10.401 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.411      10.812         _N154            
 CLMA_170_160/Y3                   td                    0.197      11.009 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.585      11.594         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514
 CLMA_174_184/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[6]/opit_0_A2Q21/CE

 Data arrival time                                                  11.594         Logic Levels: 7  
                                                                                   Logic: 2.432ns(53.240%), Route: 2.136ns(46.760%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4390          
 CLMA_182_168/Y0                   td                    0.208      12.347 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.527      12.874         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_174_184/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.480      13.354                          
 clock uncertainty                                      -0.150      13.204                          

 Setup time                                             -0.617      12.587                          

 Data required time                                                 12.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.587                          
 Data arrival time                                                  11.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.993                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.857
  Launch Clock Delay      :  5.801
  Clock Pessimism Removal :  -0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.091 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702       4.793         ntR4390          
 CLMA_182_168/Y0                   td                    0.208       5.001 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.800       5.801         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_170_141/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/CLK

 CLMS_170_141/Q0                   tco                   0.222       6.023 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/Q
                                   net (fanout=7)        0.348       6.371         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [9]
                                   td                    0.136       6.507 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.507         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/_N8897
                                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.507         Logic Levels: 0  
                                                                                   Logic: 0.358ns(50.708%), Route: 0.348ns(49.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.376       6.857         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_132/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.480       6.377                          
 clock uncertainty                                       0.000       6.377                          

 Hold time                                              -0.071       6.306                          

 Data required time                                                  6.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.306                          
 Data arrival time                                                   6.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[11]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/I12
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.857
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.091 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702       4.793         ntR4390          
 CLMA_182_168/Y0                   td                    0.208       5.001 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.649       5.650         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[11]/opit_0/CLK

 CLMA_170_148/Q1                   tco                   0.224       5.874 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[11]/opit_0/Q
                                   net (fanout=7)        0.491       6.365         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [11]
 CLMA_170_132/D2                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/I12

 Data arrival time                                                   6.365         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.329%), Route: 0.491ns(68.671%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.376       6.857         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_132/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[11]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.480       6.377                          
 clock uncertainty                                       0.000       6.377                          

 Hold time                                              -0.221       6.156                          

 Data required time                                                  6.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.156                          
 Data arrival time                                                   6.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/I12
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.576  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.857
  Launch Clock Delay      :  5.801
  Clock Pessimism Removal :  -0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.091 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702       4.793         ntR4390          
 CLMA_182_168/Y0                   td                    0.208       5.001 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.800       5.801         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_170_141/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/CLK

 CLMS_170_141/Q0                   tco                   0.222       6.023 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[9]/opit_0/Q
                                   net (fanout=7)        0.348       6.371         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [9]
 CLMA_170_132/B2                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/I12

 Data arrival time                                                   6.371         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.947%), Route: 0.348ns(61.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.376       6.857         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_132/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_scaler/scale_map_h[9]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.480       6.377                          
 clock uncertainty                                       0.000       6.377                          

 Hold time                                              -0.221       6.156                          

 Data required time                                                  6.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.156                          
 Data arrival time                                                   6.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  5.334
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_298_160/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_298_160/Q0                   tco                   0.287       5.621 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.334       6.955         u_CORES/u_jtag_hub/data_ctrl
 CLMS_274_249/C2                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.955         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.705%), Route: 1.334ns(82.295%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.468      28.468         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.468 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552      30.020         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.370      29.901                          

 Data required time                                                 29.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.901                          
 Data arrival time                                                   6.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  5.334
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_298_160/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_298_160/Q0                   tco                   0.287       5.621 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.334       6.955         u_CORES/u_jtag_hub/data_ctrl
 CLMS_274_249/D3                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.955         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.705%), Route: 1.334ns(82.295%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.468      28.468         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.468 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552      30.020         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.346      29.925                          

 Data required time                                                 29.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.925                          
 Data arrival time                                                   6.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.020
  Launch Clock Delay      :  5.334
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_298_160/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_298_160/Q0                   tco                   0.287       5.621 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.557       7.178         u_CORES/u_jtag_hub/data_ctrl
 CLMS_274_249/B4                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.178         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.564%), Route: 1.557ns(84.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.468      28.468         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      28.468 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552      30.020         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.076      30.195                          

 Data required time                                                 30.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.195                          
 Data arrival time                                                   7.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.334
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310       3.310         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.310 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       4.841         ntclkbufg_3      
 CLMS_218_249/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_249/Q1                   tco                   0.224       5.065 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.087       5.152         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24]
 CLMA_218_248/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_218_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.464       4.870                          
 clock uncertainty                                       0.000       4.870                          

 Hold time                                              -0.034       4.836                          

 Data required time                                                  4.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.836                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.334
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310       3.310         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.310 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       4.841         ntclkbufg_3      
 CLMA_226_232/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_232/Q0                   tco                   0.222       5.063 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.148         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101]
 CLMA_226_232/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_226_232/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.841                          
 clock uncertainty                                       0.000       4.841                          

 Hold time                                              -0.035       4.806                          

 Data required time                                                  4.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.806                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.334
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310       3.310         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.310 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       4.841         ntclkbufg_3      
 CLMA_226_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_248/Q0                   tco                   0.222       5.063 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.149         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12]
 CLMA_226_248/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.149         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_226_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.841                          
 clock uncertainty                                       0.000       4.841                          

 Hold time                                              -0.035       4.806                          

 Data required time                                                  4.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.806                          
 Data arrival time                                                   5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498      28.498         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.498 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.083         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.289      30.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.421      30.793         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_236/Y1                   td                    0.468      31.261 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.689      31.950         u_CORES/u_debug_core_0/_N2320
 CLMS_274_245/Y2                   td                    0.210      32.160 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       0.637      32.797         u_CORES/u_debug_core_0/_N2339
 CLMA_250_241/Y1                   td                    0.304      33.101 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.119      33.220         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_250_241/Y2                   td                    0.210      33.430 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=2)        0.542      33.972         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_250_241/CECO                 td                    0.184      34.156 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      34.156         ntR2153          
 CLMA_250_245/CECO                 td                    0.184      34.340 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      34.340         ntR2152          
 CLMA_250_249/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.340         Logic Levels: 6  
                                                                                   Logic: 1.849ns(43.434%), Route: 2.408ns(56.566%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310      53.310         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.310 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      54.841         ntclkbufg_3      
 CLMA_250_249/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.841                          
 clock uncertainty                                      -0.050      54.791                          

 Setup time                                             -0.729      54.062                          

 Data required time                                                 54.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.062                          
 Data arrival time                                                  34.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498      28.498         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.498 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.083         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.289      30.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.421      30.793         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_236/Y1                   td                    0.468      31.261 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.689      31.950         u_CORES/u_debug_core_0/_N2320
 CLMS_274_245/Y2                   td                    0.210      32.160 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       0.637      32.797         u_CORES/u_debug_core_0/_N2339
 CLMA_250_241/Y1                   td                    0.304      33.101 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.119      33.220         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_250_241/Y2                   td                    0.210      33.430 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=2)        0.542      33.972         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_250_241/CECO                 td                    0.184      34.156 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      34.156         ntR2153          
 CLMA_250_245/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.156         Logic Levels: 5  
                                                                                   Logic: 1.665ns(40.879%), Route: 2.408ns(59.121%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310      53.310         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.310 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      54.841         ntclkbufg_3      
 CLMA_250_245/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.841                          
 clock uncertainty                                      -0.050      54.791                          

 Setup time                                             -0.729      54.062                          

 Data required time                                                 54.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.062                          
 Data arrival time                                                  34.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498      28.498         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.498 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.083         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.289      30.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.421      30.793         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_236/Y1                   td                    0.468      31.261 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.689      31.950         u_CORES/u_debug_core_0/_N2320
 CLMS_274_245/Y2                   td                    0.210      32.160 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       0.637      32.797         u_CORES/u_debug_core_0/_N2339
 CLMA_250_241/Y1                   td                    0.304      33.101 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.119      33.220         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_250_241/Y2                   td                    0.210      33.430 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=2)        0.542      33.972         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_250_241/CECO                 td                    0.184      34.156 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      34.156         ntR2153          
 CLMA_250_245/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.156         Logic Levels: 5  
                                                                                   Logic: 1.665ns(40.879%), Route: 2.408ns(59.121%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.310      53.310         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      53.310 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      54.841         ntclkbufg_3      
 CLMA_250_245/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.841                          
 clock uncertainty                                      -0.050      54.791                          

 Setup time                                             -0.729      54.062                          

 Data required time                                                 54.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.062                          
 Data arrival time                                                  34.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.334
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139      28.139         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.139 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.670         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.222      29.892 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.094      29.986         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_232/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.986         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.253%), Route: 0.094ns(29.747%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_274_232/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.334                          
 clock uncertainty                                       0.050       5.384                          

 Hold time                                              -0.121       5.263                          

 Data required time                                                  5.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.263                          
 Data arrival time                                                  29.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.334
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139      28.139         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.139 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.670         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_274_233/Q2                   tco                   0.228      29.898 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.244      30.142         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_274_236/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  30.142         Logic Levels: 0  
                                                                                   Logic: 0.228ns(48.305%), Route: 0.244ns(51.695%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_274_236/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.334                          
 clock uncertainty                                       0.050       5.384                          

 Hold time                                              -0.014       5.370                          

 Data required time                                                  5.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.370                          
 Data arrival time                                                  30.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.334
  Launch Clock Delay      :  4.670
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139      28.139         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.139 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.670         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_274_233/Y0                   tco                   0.293      29.963 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=7)        0.221      30.184         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_274_236/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  30.184         Logic Levels: 0  
                                                                                   Logic: 0.293ns(57.004%), Route: 0.221ns(42.996%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.749       3.749         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       3.749 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.334         ntclkbufg_3      
 CLMA_274_236/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.334                          
 clock uncertainty                                       0.050       5.384                          

 Hold time                                              -0.014       5.370                          

 Data required time                                                  5.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.370                          
 Data arrival time                                                  30.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  5.447
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.837      78.837         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.837 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.610      80.447         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.287      80.734 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.451      81.185         u_CORES/conf_sel [0]
 CLMS_274_233/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.185         Logic Levels: 0  
                                                                                   Logic: 0.287ns(38.889%), Route: 0.451ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139     128.139         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.139 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.670         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.670                          
 clock uncertainty                                      -0.050     129.620                          

 Setup time                                             -0.617     129.003                          

 Data required time                                                129.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.003                          
 Data arrival time                                                  81.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  5.447
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.837      78.837         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.837 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.610      80.447         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.287      80.734 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.451      81.185         u_CORES/conf_sel [0]
 CLMS_274_233/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.185         Logic Levels: 0  
                                                                                   Logic: 0.287ns(38.889%), Route: 0.451ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139     128.139         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.139 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.670         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.670                          
 clock uncertainty                                      -0.050     129.620                          

 Setup time                                             -0.617     129.003                          

 Data required time                                                129.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.003                          
 Data arrival time                                                  81.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.777  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.670
  Launch Clock Delay      :  5.447
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.837      78.837         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      78.837 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.610      80.447         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.287      80.734 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.451      81.185         u_CORES/conf_sel [0]
 CLMS_274_233/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.185         Logic Levels: 0  
                                                                                   Logic: 0.287ns(38.889%), Route: 0.451ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.139     128.139         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.139 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.670         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.670                          
 clock uncertainty                                      -0.050     129.620                          

 Setup time                                             -0.617     129.003                          

 Data required time                                                129.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.003                          
 Data arrival time                                                  81.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.468     128.468         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.468 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552     130.020         ntclkbufg_3      
 CLMS_274_241/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_241/Q0                   tco                   0.222     130.242 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.220     130.462         u_CORES/id_o [4] 
 CLMS_274_245/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.462         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.226%), Route: 0.220ns(49.774%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498     128.498         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.498 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.083         ntclkbufg_11     
 CLMS_274_245/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.083                          
 clock uncertainty                                       0.050     130.133                          

 Hold time                                               0.053     130.186                          

 Data required time                                                130.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.186                          
 Data arrival time                                                 130.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.468     128.468         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.468 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552     130.020         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_249/Q2                   tco                   0.224     130.244 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     130.471         u_CORES/id_o [3] 
 CLMS_274_245/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.471         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.667%), Route: 0.227ns(50.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498     128.498         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.498 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.083         ntclkbufg_11     
 CLMS_274_245/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.083                          
 clock uncertainty                                       0.050     130.133                          

 Hold time                                              -0.024     130.109                          

 Data required time                                                130.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.109                          
 Data arrival time                                                 130.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.206
  Launch Clock Delay      :  5.020
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.468     128.468         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     128.468 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.552     130.020         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.249     130.269 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.362     130.631         u_CORES/conf_sel [0]
 CLMA_282_252/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 130.631         Logic Levels: 0  
                                                                                   Logic: 0.249ns(40.753%), Route: 0.362ns(59.247%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.498     128.498         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.498 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708     130.206         ntclkbufg_11     
 CLMA_282_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     130.206                          
 clock uncertainty                                       0.050     130.256                          

 Hold time                                              -0.014     130.242                          

 Data required time                                                130.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.242                          
 Data arrival time                                                 130.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_274_108/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_274_108/Q0                   tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=648)      2.853       8.569         u_DDR3_50H/ddr_rstn
 CLMA_66_144/RSCO                  td                    0.147       8.716 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.716         ntR1189          
 CLMA_66_148/RSCO                  td                    0.147       8.863 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.863         ntR1188          
 CLMA_66_152/RSCO                  td                    0.147       9.010 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.010         ntR1187          
 CLMA_66_156/RSCO                  td                    0.147       9.157 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.157         ntR1186          
 CLMA_66_160/RSCO                  td                    0.147       9.304 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.304         ntR1185          
 CLMA_66_164/RSCO                  td                    0.147       9.451 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.451         ntR1184          
 CLMA_66_168/RSCO                  td                    0.147       9.598 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.598         ntR1183          
 CLMA_66_172/RSCO                  td                    0.147       9.745 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.745         ntR1182          
 CLMA_66_176/RSCO                  td                    0.147       9.892 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.892         ntR1181          
 CLMA_66_180/RSCO                  td                    0.147      10.039 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.039         ntR1180          
 CLMA_66_184/RSCO                  td                    0.147      10.186 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.186         ntR1179          
 CLMA_66_192/RSCO                  td                    0.147      10.333 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.333         ntR1178          
 CLMA_66_196/RSCO                  td                    0.147      10.480 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.480         ntR1177          
 CLMA_66_200/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.480         Logic Levels: 13 
                                                                                   Logic: 2.200ns(43.538%), Route: 2.853ns(56.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_274_108/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_274_108/Q0                   tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=648)      2.853       8.569         u_DDR3_50H/ddr_rstn
 CLMA_66_144/RSCO                  td                    0.147       8.716 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.716         ntR1189          
 CLMA_66_148/RSCO                  td                    0.147       8.863 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.863         ntR1188          
 CLMA_66_152/RSCO                  td                    0.147       9.010 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.010         ntR1187          
 CLMA_66_156/RSCO                  td                    0.147       9.157 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.157         ntR1186          
 CLMA_66_160/RSCO                  td                    0.147       9.304 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.304         ntR1185          
 CLMA_66_164/RSCO                  td                    0.147       9.451 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.451         ntR1184          
 CLMA_66_168/RSCO                  td                    0.147       9.598 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.598         ntR1183          
 CLMA_66_172/RSCO                  td                    0.147       9.745 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.745         ntR1182          
 CLMA_66_176/RSCO                  td                    0.147       9.892 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.892         ntR1181          
 CLMA_66_180/RSCO                  td                    0.147      10.039 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.039         ntR1180          
 CLMA_66_184/RSCO                  td                    0.147      10.186 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.186         ntR1179          
 CLMA_66_192/RSCO                  td                    0.147      10.333 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.333         ntR1178          
 CLMA_66_196/RSCO                  td                    0.147      10.480 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.480         ntR1177          
 CLMA_66_200/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.480         Logic Levels: 13 
                                                                                   Logic: 2.200ns(43.538%), Route: 2.853ns(56.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_274_108/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_274_108/Q0                   tco                   0.289       5.716 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=648)      2.853       8.569         u_DDR3_50H/ddr_rstn
 CLMA_66_144/RSCO                  td                    0.147       8.716 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.716         ntR1189          
 CLMA_66_148/RSCO                  td                    0.147       8.863 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.863         ntR1188          
 CLMA_66_152/RSCO                  td                    0.147       9.010 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.010         ntR1187          
 CLMA_66_156/RSCO                  td                    0.147       9.157 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.157         ntR1186          
 CLMA_66_160/RSCO                  td                    0.147       9.304 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.304         ntR1185          
 CLMA_66_164/RSCO                  td                    0.147       9.451 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.451         ntR1184          
 CLMA_66_168/RSCO                  td                    0.147       9.598 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.598         ntR1183          
 CLMA_66_172/RSCO                  td                    0.147       9.745 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.745         ntR1182          
 CLMA_66_176/RSCO                  td                    0.147       9.892 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.892         ntR1181          
 CLMA_66_180/RSCO                  td                    0.147      10.039 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      10.039         ntR1180          
 CLMA_66_184/RSCO                  td                    0.147      10.186 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.186         ntR1179          
 CLMA_66_192/RSCO                  td                    0.147      10.333 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.333         ntR1178          
 CLMA_66_196/RSCO                  td                    0.147      10.480 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.480         ntR1177          
 CLMA_66_200/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  10.480         Logic Levels: 13 
                                                                                   Logic: 2.200ns(43.538%), Route: 2.853ns(56.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                           0.000      25.323                          

 Data required time                                                 25.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.323                          
 Data arrival time                                                  10.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_74_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_201/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.437       5.754         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_66_204/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.687%), Route: 0.437ns(66.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_74_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_201/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.437       5.754         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_66_204/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.687%), Route: 0.437ns(66.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMS_74_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_201/Q0                    tco                   0.222       5.317 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.437       5.754         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_66_204/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.754         Logic Levels: 0  
                                                                                   Logic: 0.222ns(33.687%), Route: 0.437ns(66.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=149)      1.046      12.289         ddr_init_done    
 CLMA_174_172/Y3                   td                    0.468      12.757 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.622      13.379         fram_buf/u_processor_inst/N139
 CLMS_150_177/Y0                   td                    0.294      13.673 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=30)       2.237      15.910         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_118_96/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                  15.910         Logic Levels: 2  
                                                                                   Logic: 1.051ns(21.207%), Route: 3.905ns(78.793%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      20.386         ntclkbufg_0      
 CLMA_118_96/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  15.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=149)      1.046      12.289         ddr_init_done    
 CLMA_174_172/Y3                   td                    0.468      12.757 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.622      13.379         fram_buf/u_processor_inst/N139
 CLMS_150_177/Y0                   td                    0.294      13.673 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=30)       2.237      15.910         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_118_96/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                  15.910         Logic Levels: 2  
                                                                                   Logic: 1.051ns(21.207%), Route: 3.905ns(78.793%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      20.386         ntclkbufg_0      
 CLMA_118_96/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  15.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=149)      1.046      12.289         ddr_init_done    
 CLMA_174_172/Y3                   td                    0.468      12.757 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.622      13.379         fram_buf/u_processor_inst/N139
 CLMS_150_177/Y0                   td                    0.294      13.673 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=30)       2.237      15.910         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_118_96/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                  15.910         Logic Levels: 2  
                                                                                   Logic: 1.051ns(21.207%), Route: 3.905ns(78.793%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      20.386         ntclkbufg_0      
 CLMA_118_96/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  15.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[11]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      10.386         ntclkbufg_0      
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_204/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=959)      0.324      10.932         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_204/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[11]/opit_0_inv/RS

 Data arrival time                                                  10.932         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.659%), Route: 0.324ns(59.341%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_74_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      10.386         ntclkbufg_0      
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_204/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=959)      0.449      11.057         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RSCO                  td                    0.105      11.162 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.162         ntR1650          
 CLMA_74_216/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.162         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.139%), Route: 0.449ns(57.861%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.531      10.386         ntclkbufg_0      
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_204/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=959)      0.449      11.057         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RSCO                  td                    0.105      11.162 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.162         ntR1650          
 CLMA_74_216/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.162         Logic Levels: 1  
                                                                                   Logic: 0.327ns(42.139%), Route: 0.449ns(57.861%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.585      10.954         ntclkbufg_0      
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.584
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_70_125/Q2                    tco                   0.290       6.289 r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.267       6.556         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMA_74_124/Y3                    td                    0.465       7.021 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       1.959       8.980         fram_buf/wr_buf_cmos1/wr_rst
 DRM_26_24/RSTA[1]                                                         f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.980         Logic Levels: 1  
                                                                                   Logic: 0.755ns(25.327%), Route: 2.226ns(74.673%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.551      29.384         ntclkbufg_5      
 DRM_26_24/CLKA[1]                                                         r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.399      29.783                          
 clock uncertainty                                      -0.250      29.533                          

 Recovery time                                          -0.115      29.418                          

 Data required time                                                 29.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.418                          
 Data arrival time                                                   8.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.438                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.595
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_70_125/Q2                    tco                   0.290       6.289 r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.267       6.556         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMA_74_124/Y3                    td                    0.465       7.021 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       1.438       8.459         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_66_61/RS                                                             f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.459         Logic Levels: 1  
                                                                                   Logic: 0.755ns(30.691%), Route: 1.705ns(69.309%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.562      29.395         ntclkbufg_5      
 CLMS_66_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.794                          
 clock uncertainty                                      -0.250      29.544                          

 Recovery time                                          -0.617      28.927                          

 Data required time                                                 28.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.927                          
 Data arrival time                                                   8.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.468                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.595
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_70_125/Q2                    tco                   0.290       6.289 r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.267       6.556         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMA_74_124/Y3                    td                    0.465       7.021 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       1.438       8.459         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_66_61/RS                                                             f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.459         Logic Levels: 1  
                                                                                   Logic: 0.755ns(30.691%), Route: 1.705ns(69.309%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N132            
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.562      29.395         ntclkbufg_5      
 CLMS_66_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.794                          
 clock uncertainty                                      -0.250      29.544                          

 Recovery time                                          -0.617      28.927                          

 Data required time                                                 28.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.927                          
 Data arrival time                                                   8.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.468                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531       5.564         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_125/Q0                    tco                   0.222       5.786 f       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.218       6.004         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMA_74_124/Y3                    td                    0.156       6.160 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.458       6.618         fram_buf/wr_buf_cmos1/wr_rst
 DRM_82_108/RSTA[1]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.618         Logic Levels: 1  
                                                                                   Logic: 0.378ns(35.863%), Route: 0.676ns(64.137%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 DRM_82_108/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.046       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                   6.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531       5.564         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_125/Q0                    tco                   0.222       5.786 f       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.218       6.004         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMA_74_124/Y3                    td                    0.156       6.160 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.521       6.681         fram_buf/wr_buf_cmos1/wr_rst
 DRM_54_108/RSTA[1]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.681         Logic Levels: 1  
                                                                                   Logic: 0.378ns(33.841%), Route: 0.739ns(66.159%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 DRM_54_108/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.046       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                   6.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.927                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N132            
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531       5.564         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_125/Q0                    tco                   0.222       5.786 f       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.218       6.004         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMA_74_124/Y3                    td                    0.156       6.160 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.610       6.770         fram_buf/wr_buf_cmos1/wr_rst
 DRM_82_108/RSTA[0]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.770         Logic Levels: 1  
                                                                                   Logic: 0.378ns(31.343%), Route: 0.828ns(68.657%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N132            
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585       5.999         ntclkbufg_5      
 DRM_82_108/CLKA[0]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.046       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                   6.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.016                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.239
  Launch Clock Delay      :  11.483
  Clock Pessimism Removal :  1.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMA_98_104/Q1                    tco                   0.291      11.774 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.253      12.027         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMA_98_104/Y1                    td                    0.197      12.224 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       2.148      14.372         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_4/RSTA[1]                                                          f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.372         Logic Levels: 1  
                                                                                   Logic: 0.488ns(16.892%), Route: 2.401ns(83.108%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093      30.093         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.342 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.342         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.342 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.494         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.545      34.039         ntclkbufg_4      
 DRM_26_4/CLKA[1]                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.222      35.261                          
 clock uncertainty                                      -0.250      35.011                          

 Recovery time                                          -0.115      34.896                          

 Data required time                                                 34.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.896                          
 Data arrival time                                                  14.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.524                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.239
  Launch Clock Delay      :  11.483
  Clock Pessimism Removal :  1.222

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMA_98_104/Q1                    tco                   0.291      11.774 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.253      12.027         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMA_98_104/Y1                    td                    0.197      12.224 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.992      14.216         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_4/RSTA[0]                                                          f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.216         Logic Levels: 1  
                                                                                   Logic: 0.488ns(17.856%), Route: 2.245ns(82.144%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093      30.093         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.342 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.342         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.342 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.494         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.545      34.039         ntclkbufg_4      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.222      35.261                          
 clock uncertainty                                      -0.250      35.011                          

 Recovery time                                          -0.115      34.896                          

 Data required time                                                 34.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.896                          
 Data arrival time                                                  14.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.680                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.225
  Launch Clock Delay      :  11.483
  Clock Pessimism Removal :  1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/CLK

 CLMA_98_104/Q1                    tco                   0.291      11.774 r       fram_buf/wr_buf_cmos2/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.253      12.027         fram_buf/wr_buf_cmos2/ddr_rstn_2d
 CLMA_98_104/Y1                    td                    0.197      12.224 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.955      14.179         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_192/RSTA[0]                                                        f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.179         Logic Levels: 1  
                                                                                   Logic: 0.488ns(18.101%), Route: 2.208ns(81.899%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093      30.093         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.342 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.342         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.342 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.494         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      32.494 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      34.025         ntclkbufg_4      
 DRM_26_192/CLKA[0]                                                        r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.204      35.229                          
 clock uncertainty                                      -0.250      34.979                          

 Recovery time                                          -0.115      34.864                          

 Data required time                                                 34.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.864                          
 Data arrival time                                                  14.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.685                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.483
  Launch Clock Delay      :  10.225
  Clock Pessimism Removal :  -1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093       6.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.542 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.542         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.542 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.694         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.694 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.225         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.224      10.449 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.534         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.219      10.753 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.619      11.372         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_90_136/RSCO                  td                    0.105      11.477 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000      11.477         ntR674           
 CLMA_90_140/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                  11.477         Logic Levels: 2  
                                                                                   Logic: 0.548ns(43.770%), Route: 0.704ns(56.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_90_140/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -1.204      10.279                          
 clock uncertainty                                       0.200      10.479                          

 Removal time                                            0.000      10.479                          

 Data required time                                                 10.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.479                          
 Data arrival time                                                  11.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.483
  Launch Clock Delay      :  10.225
  Clock Pessimism Removal :  -1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093       6.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.542 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.542         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.542 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.694         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.694 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.225         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.224      10.449 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.534         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.219      10.753 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.619      11.372         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_90_136/RSCO                  td                    0.105      11.477 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000      11.477         ntR674           
 CLMA_90_140/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS

 Data arrival time                                                  11.477         Logic Levels: 2  
                                                                                   Logic: 0.548ns(43.770%), Route: 0.704ns(56.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_90_140/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -1.204      10.279                          
 clock uncertainty                                       0.200      10.479                          

 Removal time                                            0.000      10.479                          

 Data required time                                                 10.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.479                          
 Data arrival time                                                  11.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.483
  Launch Clock Delay      :  10.225
  Clock Pessimism Removal :  -1.204

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.093       6.293         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.542 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.542         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.542 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.694         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       8.694 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.531      10.225         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.224      10.449 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.085      10.534         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.219      10.753 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.619      11.372         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_90_136/RSCO                  td                    0.105      11.477 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000      11.477         ntR674           
 CLMA_90_140/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                  11.477         Logic Levels: 2  
                                                                                   Logic: 0.548ns(43.770%), Route: 0.704ns(56.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.908       7.359         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.707 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.707         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.707 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.898         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       9.898 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      1.585      11.483         ntclkbufg_4      
 CLMA_90_140/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -1.204      10.279                          
 clock uncertainty                                       0.200      10.479                          

 Removal time                                            0.000      10.479                          

 Data required time                                                 10.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.479                          
 Data arrival time                                                  11.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.585       4.961         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.289       5.250 f       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.473       6.723         vs_720p          
 CLMS_190_237/Y2                   td                    0.341       7.064 f       fram_buf/rd_buf/N1/gateop_perm/Z
                                   net (fanout=77)       2.790       9.854         fram_buf/rd_buf/rd_rst
 DRM_82_356/RSTB[0]                                                        f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.854         Logic Levels: 1  
                                                                                   Logic: 0.630ns(12.876%), Route: 4.263ns(87.124%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.652      19.552         ntclkbufg_1      
 DRM_82_356/CLKB[0]                                                        r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Recovery time                                          -0.084      19.608                          

 Data required time                                                 19.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.608                          
 Data arrival time                                                   9.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.754                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  6.132
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620       6.132         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.286       6.418 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.897       7.315         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.197       7.512 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      1.430       8.942         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_174_88/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.942         Logic Levels: 1  
                                                                                   Logic: 0.483ns(17.189%), Route: 2.327ns(82.811%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_174_88/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.277      19.708                          
 clock uncertainty                                      -0.150      19.558                          

 Recovery time                                          -0.617      18.941                          

 Data required time                                                 18.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.941                          
 Data arrival time                                                   8.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.999                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  6.132
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620       6.132         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.286       6.418 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.897       7.315         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.197       7.512 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      1.430       8.942         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_174_88/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   8.942         Logic Levels: 1  
                                                                                   Logic: 0.483ns(17.189%), Route: 2.327ns(82.811%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      17.900 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531      19.431         ntclkbufg_1      
 CLMA_174_88/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.277      19.708                          
 clock uncertainty                                      -0.150      19.558                          

 Recovery time                                          -0.617      18.941                          

 Data required time                                                 18.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.941                          
 Data arrival time                                                   8.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.796  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.690
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.682       6.528         vs_720p          
 CLMS_118_77/RS                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0/RS

 Data arrival time                                                   6.528         Logic Levels: 0  
                                                                                   Logic: 0.229ns(11.983%), Route: 1.682ns(88.017%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.178       7.690         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_118_77/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0/CLK
 clock pessimism                                        -0.277       7.413                          
 clock uncertainty                                       0.000       7.413                          

 Removal time                                           -0.226       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                   6.528                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.796  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.690
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.682       6.528         vs_720p          
 CLMA_118_76/RS                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   6.528         Logic Levels: 0  
                                                                                   Logic: 0.229ns(11.983%), Route: 1.682ns(88.017%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.178       7.690         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_118_76/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.277       7.413                          
 clock uncertainty                                       0.000       7.413                          

 Removal time                                           -0.226       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                   6.528                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.796  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.690
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.531       4.617         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.229       4.846 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.682       6.528         vs_720p          
 CLMA_118_76/RS                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   6.528         Logic Levels: 0  
                                                                                   Logic: 0.229ns(11.983%), Route: 1.682ns(88.017%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       3.376 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.816       5.192         ntR4389          
 CLMA_182_168/Y0                   td                    0.320       5.512 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.178       7.690         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_118_76/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.277       7.413                          
 clock uncertainty                                       0.000       7.413                          

 Removal time                                           -0.226       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                   6.528                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.659                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMS_274_117/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_274_117/Q2                   tco                   0.290       5.245 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.265       5.510         rstn_1ms[11]     
 CLMA_274_112/Y3                   td                    0.459       5.969 r       N149_10/gateop_perm/Z
                                   net (fanout=2)        0.542       6.511         _N86607          
 CLMA_274_112/Y0                   td                    0.487       6.998 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.393       7.391         ms72xx_ctl/N0    
 CLMA_274_108/RSCO                 td                    0.137       7.528 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.528         ntR803           
 CLMA_274_112/RSCI                                                         r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.528         Logic Levels: 3  
                                                                                   Logic: 1.373ns(53.362%), Route: 1.200ns(46.638%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531     104.613         ntclkbufg_2      
 CLMA_274_112/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Recovery time                                           0.000     104.776                          

 Data required time                                                104.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.776                          
 Data arrival time                                                   7.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.248                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.531       4.613         ntclkbufg_2      
 CLMS_274_113/CLK                                                          r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMS_274_113/Q3                   tco                   0.221       4.834 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085       4.919         rstn_1ms[8]      
 CLMA_274_112/Y2                   td                    0.232       5.151 f       N149_11/gateop_perm/Z
                                   net (fanout=2)        0.085       5.236         _N86608          
 CLMA_274_112/Y0                   td                    0.155       5.391 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.302       5.693         ms72xx_ctl/N0    
 CLMA_274_108/RSCO                 td                    0.115       5.808 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.808         ntR803           
 CLMA_274_112/RSCI                                                         f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.808         Logic Levels: 3  
                                                                                   Logic: 0.723ns(60.502%), Route: 0.472ns(39.498%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      1.585       4.955         ntclkbufg_2      
 CLMA_274_112/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                            0.000       4.642                          

 Data required time                                                  4.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.642                          
 Data arrival time                                                   5.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.166                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.255       6.069         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/Y1                    td                    0.316       6.385 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       2.150       8.535         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_148/RSTA[1]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   8.535         Logic Levels: 1  
                                                                                   Logic: 0.607ns(20.153%), Route: 2.405ns(79.847%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 DRM_26_148/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.115    1005.304                          

 Data required time                                               1005.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.304                          
 Data arrival time                                                   8.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.769                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.255       6.069         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/Y1                    td                    0.316       6.385 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.517       7.902         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMS_66_137/RS                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   7.902         Logic Levels: 1  
                                                                                   Logic: 0.607ns(25.515%), Route: 1.772ns(74.485%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMS_66_137/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.617    1004.802                          

 Data required time                                               1004.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.802                          
 Data arrival time                                                   7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.900                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : video_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.291       5.814 r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.255       6.069         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/Y1                    td                    0.316       6.385 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.517       7.902         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMS_66_137/RS                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.902         Logic Levels: 1  
                                                                                   Logic: 0.607ns(25.515%), Route: 1.772ns(74.485%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1003.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531    1005.190         ntclkbufg_6      
 CLMS_66_137/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.279    1005.469                          
 clock uncertainty                                      -0.050    1005.419                          

 Recovery time                                          -0.617    1004.802                          

 Data required time                                               1004.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.802                          
 Data arrival time                                                   7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.900                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_110_97/Q0                    tco                   0.222       5.412 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.087       5.499         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_110_97/Y1                    td                    0.156       5.655 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.039       6.694         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_82_128/RSTA[0]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.694         Logic Levels: 1  
                                                                                   Logic: 0.378ns(25.133%), Route: 1.126ns(74.867%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.279       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Removal time                                           -0.046       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                   6.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.496                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_110_97/Q0                    tco                   0.222       5.412 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.087       5.499         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_110_97/Y1                    td                    0.163       5.662 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       0.985       6.647         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMA_58_129/RSCO                  td                    0.105       6.752 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.752         ntR760           
 CLMA_58_133/RSCI                                                          r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.752         Logic Levels: 2  
                                                                                   Logic: 0.490ns(31.370%), Route: 1.072ns(68.630%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_58_133/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.279       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Removal time                                            0.000       5.244                          

 Data required time                                                  5.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.244                          
 Data arrival time                                                   6.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.508                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : video_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.190         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_110_97/Q0                    tco                   0.222       5.412 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.087       5.499         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_110_97/Y1                    td                    0.163       5.662 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.070       6.732         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMA_70_128/RSCO                  td                    0.105       6.837 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.837         ntR700           
 CLMA_70_132/RSCI                                                          r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.837         Logic Levels: 2  
                                                                                   Logic: 0.490ns(29.751%), Route: 1.157ns(70.249%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.523         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.279       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Removal time                                            0.000       5.244                          

 Data required time                                                  5.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.244                          
 Data arrival time                                                   6.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.593                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_214_104/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_104/Q0                   tco                   0.287      10.317 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       1.534      11.851         udp_vs           
 CLMS_122_85/Y1                    td                    0.290      12.141 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=29)       2.266      14.407         fram_buf/wr_buf_udp_in/wr_rst
 DRM_54_168/RSTA[0]                                                        f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.407         Logic Levels: 1  
                                                                                   Logic: 0.577ns(13.183%), Route: 3.800ns(86.817%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Recovery time                                          -0.115    1009.811                          

 Data required time                                               1009.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.811                          
 Data arrival time                                                  14.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.404                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_214_104/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_104/Q0                   tco                   0.287      10.317 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       1.534      11.851         udp_vs           
 CLMS_122_85/Y1                    td                    0.288      12.139 r       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=29)       2.017      14.156         fram_buf/wr_buf_udp_in/wr_rst
 DRM_82_4/RSTA[1]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.156         Logic Levels: 1  
                                                                                   Logic: 0.575ns(13.936%), Route: 3.551ns(86.064%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.581    1008.496         udp_clk          
 DRM_82_4/CLKA[1]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.530    1010.026                          
 clock uncertainty                                      -0.050    1009.976                          

 Recovery time                                          -0.127    1009.849                          

 Data required time                                               1009.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.849                          
 Data arrival time                                                  14.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.693                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 CLMA_214_104/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_104/Q0                   tco                   0.287      10.317 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       1.534      11.851         udp_vs           
 CLMS_122_85/Y1                    td                    0.290      12.141 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=29)       1.966      14.107         fram_buf/wr_buf_udp_in/wr_rst
 DRM_54_168/RSTA[1]                                                        f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                  14.107         Logic Levels: 1  
                                                                                   Logic: 0.577ns(14.153%), Route: 3.500ns(85.847%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1001.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531    1008.446         udp_clk          
 DRM_54_168/CLKA[1]                                                        r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Recovery time                                          -0.115    1009.811                          

 Data required time                                               1009.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.811                          
 Data arrival time                                                  14.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.704                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_214_92/CLK                                                           r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_92/Q1                    tco                   0.229       8.675 r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.599       9.274         udp_char_vs      
 DRM_234_68/RSTA[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.274         Logic Levels: 0  
                                                                                   Logic: 0.229ns(27.657%), Route: 0.599ns(72.343%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 DRM_234_68/CLKA[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                           -0.073       8.409                          

 Data required time                                                  8.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.409                          
 Data arrival time                                                   9.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_214_92/CLK                                                           r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_92/Q1                    tco                   0.224       8.670 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.759       9.429         udp_char_vs      
 DRM_234_68/RSTB[0]                                                        f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.429         Logic Levels: 0  
                                                                                   Logic: 0.224ns(22.787%), Route: 0.759ns(77.213%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 DRM_234_68/CLKB[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                           -0.022       8.460                          

 Data required time                                                  8.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.460                          
 Data arrival time                                                   9.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.915 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.531       8.446         udp_clk          
 CLMA_214_92/CLK                                                           r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_92/Q1                    tco                   0.224       8.670 f       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.825       9.495         udp_char_vs      
 DRM_178_68/RSTB[0]                                                        f       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.495         Logic Levels: 0  
                                                                                   Logic: 0.224ns(21.354%), Route: 0.825ns(78.646%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.445 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     1.585      10.030         udp_clk          
 DRM_178_68/CLKB[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                           -0.022       8.460                          

 Data required time                                                  8.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.460                          
 Data arrival time                                                   9.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.035                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.372
  Launch Clock Delay      :  6.101
  Clock Pessimism Removal :  0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620       6.101         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.286       6.387 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.897       7.284         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.197       7.481 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      1.138       8.619         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_190_169/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.619         Logic Levels: 1  
                                                                                   Logic: 0.483ns(19.182%), Route: 2.035ns(80.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4390          
 CLMA_182_168/Y0                   td                    0.208      12.347 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.371      12.718         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_190_169/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.480      13.198                          
 clock uncertainty                                      -0.150      13.048                          

 Recovery time                                          -0.617      12.431                          

 Data required time                                                 12.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.431                          
 Data arrival time                                                   8.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.812                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.372
  Launch Clock Delay      :  6.101
  Clock Pessimism Removal :  0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620       6.101         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.286       6.387 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.897       7.284         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.197       7.481 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      1.138       8.619         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_190_169/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.619         Logic Levels: 1  
                                                                                   Logic: 0.483ns(19.182%), Route: 2.035ns(80.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4390          
 CLMA_182_168/Y0                   td                    0.208      12.347 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.371      12.718         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_190_169/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.480      13.198                          
 clock uncertainty                                      -0.150      13.048                          

 Recovery time                                          -0.617      12.431                          

 Data required time                                                 12.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.431                          
 Data arrival time                                                   8.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.812                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.831
  Launch Clock Delay      :  6.101
  Clock Pessimism Removal :  0.480

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.620       6.101         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.286       6.387 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.897       7.284         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.197       7.481 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      1.255       8.736         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_182_80/RSCO                  td                    0.147       8.883 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.883         ntR271           
 CLMA_182_84/RSCO                  td                    0.147       9.030 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.030         ntR270           
 CLMA_182_88/RSCO                  td                    0.147       9.177 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.177         ntR269           
 CLMA_182_92/RSCO                  td                    0.147       9.324 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.324         ntR268           
 CLMA_182_96/RSCO                  td                    0.147       9.471 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.471         ntR267           
 CLMA_182_100/RSCO                 td                    0.147       9.618 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.618         ntR266           
 CLMA_182_104/RSCI                                                         f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.618         Logic Levels: 7  
                                                                                   Logic: 1.365ns(38.811%), Route: 2.152ns(61.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.467 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.467         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.515 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.273         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       9.378 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059      10.437         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000      10.437 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.702      12.139         ntR4390          
 CLMA_182_168/Y0                   td                    0.208      12.347 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.830      13.177         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_104/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.480      13.657                          
 clock uncertainty                                      -0.150      13.507                          

 Recovery time                                           0.000      13.507                          

 Data required time                                                 13.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.507                          
 Data arrival time                                                   9.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.105
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       3.091 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       1.531       4.622         ntclkbufg_9      
 CLMS_162_169/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_169/Q0                   tco                   0.222       4.844 f       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.341       5.185         vs_1080p         
 CLMS_170_169/Y1                   td                    0.198       5.383 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=60)       2.605       7.988         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_26_232/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.988         Logic Levels: 1  
                                                                                   Logic: 0.420ns(12.478%), Route: 2.946ns(87.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     2.624       8.105         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_26_232/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.276       7.829                          
 clock uncertainty                                       0.000       7.829                          

 Removal time                                           -0.077       7.752                          

 Data required time                                                  7.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.752                          
 Data arrival time                                                   7.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.168
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       3.091 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       1.531       4.622         ntclkbufg_9      
 CLMS_162_169/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_169/Q0                   tco                   0.222       4.844 f       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.341       5.185         vs_1080p         
 CLMS_170_169/Y1                   td                    0.198       5.383 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=60)       1.709       7.092         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_178_292/RSTB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.092         Logic Levels: 1  
                                                                                   Logic: 0.420ns(17.004%), Route: 2.050ns(82.996%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.687       7.168         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_178_292/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.276       6.892                          
 clock uncertainty                                       0.000       6.892                          

 Removal time                                           -0.077       6.815                          

 Data required time                                                  6.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.815                          
 Data arrival time                                                   7.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.997
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N133            
 PLL_158_75/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.059       3.091         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       3.091 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       1.531       4.622         ntclkbufg_9      
 CLMS_162_169/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_169/Q0                   tco                   0.222       4.844 f       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.341       5.185         vs_1080p         
 CLMS_170_169/Y1                   td                    0.198       5.383 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=60)       1.538       6.921         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_178_272/RSTB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.921         Logic Levels: 1  
                                                                                   Logic: 0.420ns(18.269%), Route: 1.879ns(81.731%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N133            
 PLL_158_75/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        1.078       3.380         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       3.380 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.816       5.196         ntR4390          
 CLMA_182_168/Y0                   td                    0.285       5.481 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.516       6.997         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_178_272/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.276       6.721                          
 clock uncertainty                                       0.000       6.721                          

 Removal time                                           -0.077       6.644                          

 Data required time                                                  6.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.644                          
 Data arrival time                                                   6.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.708      11.077         ntclkbufg_0      
 CLMA_174_252/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q0                   tco                   0.287      11.364 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.656      13.020         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_240/P[8]                  td                    2.570      15.590 r       fram_buf/u_processor_inst/brightness_contrast_inst/N64/gopapm/P[8]
                                   net (fanout=1)        1.259      16.849         fram_buf/u_processor_inst/brightness_contrast_inst/N174 [8]
                                   td                    0.477      17.326 f       fram_buf/u_processor_inst/brightness_contrast_inst/N71_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.326         fram_buf/u_processor_inst/brightness_contrast_inst/_N8344
 CLMA_150_252/Y3                   td                    0.501      17.827 r       fram_buf/u_processor_inst/brightness_contrast_inst/N71_4/gateop_A2/Y1
                                   net (fanout=2)        0.594      18.421         fram_buf/u_processor_inst/brightness_contrast_inst/N162 [4]
 CLMA_162_256/Y2                   td                    0.487      18.908 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.484      19.392         fram_buf/u_processor_inst/brightness_contrast_inst/_N90169
 CLMA_150_260/Y3                   td                    0.459      19.851 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.455      20.306         fram_buf/u_processor_inst/brightness_contrast_inst/_N1027
 CLMA_150_248/Y0                   td                    0.210      20.516 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux10_4/gateop_perm/Z
                                   net (fanout=6)        0.605      21.121         fram_buf/u_processor_inst/_N1033
 CLMA_154_256/Y3                   td                    0.468      21.589 r       fram_buf/u_processor_inst/vout_data_93[5]/gateop_perm/Z
                                   net (fanout=1)        1.617      23.206         fram_buf/u_processor_inst/_N16094
 CLMA_246_256/Y6AB                 td                    0.263      23.469 f       fram_buf/u_processor_inst/vout_data_96[5]_muxf6/F
                                   net (fanout=1)        2.399      25.868         nt_g_out[2]      
 IOL_327_109/DO                    td                    0.139      26.007 f       g_out_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      26.007         g_out_obuf[2]/ntO
 IOBS_LR_328_108/PAD               td                    3.903      29.910 f       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.094      30.004         g_out[2]         
 M18                                                                       f       g_out[2] (port)  

 Data arrival time                                                  30.004         Logic Levels: 9  
                                                                                   Logic: 9.764ns(51.588%), Route: 9.163ns(48.412%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : g_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.708      11.077         ntclkbufg_0      
 CLMA_174_252/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q0                   tco                   0.287      11.364 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.656      13.020         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_240/P[8]                  td                    2.570      15.590 r       fram_buf/u_processor_inst/brightness_contrast_inst/N64/gopapm/P[8]
                                   net (fanout=1)        1.259      16.849         fram_buf/u_processor_inst/brightness_contrast_inst/N174 [8]
                                   td                    0.477      17.326 f       fram_buf/u_processor_inst/brightness_contrast_inst/N71_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.326         fram_buf/u_processor_inst/brightness_contrast_inst/_N8344
 CLMA_150_252/Y3                   td                    0.501      17.827 r       fram_buf/u_processor_inst/brightness_contrast_inst/N71_4/gateop_A2/Y1
                                   net (fanout=2)        0.594      18.421         fram_buf/u_processor_inst/brightness_contrast_inst/N162 [4]
 CLMA_162_256/Y2                   td                    0.487      18.908 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.484      19.392         fram_buf/u_processor_inst/brightness_contrast_inst/_N90169
 CLMA_150_260/Y3                   td                    0.459      19.851 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.455      20.306         fram_buf/u_processor_inst/brightness_contrast_inst/_N1027
 CLMA_150_248/Y0                   td                    0.210      20.516 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux10_4/gateop_perm/Z
                                   net (fanout=6)        0.601      21.117         fram_buf/u_processor_inst/_N1033
 CLMA_154_260/Y0                   td                    0.320      21.437 r       fram_buf/u_processor_inst/vout_data_93[6]/gateop_perm/Z
                                   net (fanout=1)        1.719      23.156         fram_buf/u_processor_inst/_N16095
 CLMA_246_260/Y6AB                 td                    0.263      23.419 f       fram_buf/u_processor_inst/vout_data_96[6]_muxf6/F
                                   net (fanout=1)        2.386      25.805         nt_g_out[3]      
 IOL_327_122/DO                    td                    0.139      25.944 f       g_out_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      25.944         g_out_obuf[3]/ntO
 IOBS_LR_328_121/PAD               td                    3.903      29.847 f       g_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.074      29.921         g_out[3]         
 M16                                                                       f       g_out[3] (port)  

 Data arrival time                                                  29.921         Logic Levels: 9  
                                                                                   Logic: 9.616ns(51.030%), Route: 9.228ns(48.970%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : g_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.708      11.077         ntclkbufg_0      
 CLMA_174_252/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q0                   tco                   0.287      11.364 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.656      13.020         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_240/P[8]                  td                    2.570      15.590 r       fram_buf/u_processor_inst/brightness_contrast_inst/N64/gopapm/P[8]
                                   net (fanout=1)        1.259      16.849         fram_buf/u_processor_inst/brightness_contrast_inst/N174 [8]
                                   td                    0.477      17.326 f       fram_buf/u_processor_inst/brightness_contrast_inst/N71_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.326         fram_buf/u_processor_inst/brightness_contrast_inst/_N8344
 CLMA_150_252/Y3                   td                    0.501      17.827 r       fram_buf/u_processor_inst/brightness_contrast_inst/N71_4/gateop_A2/Y1
                                   net (fanout=2)        0.594      18.421         fram_buf/u_processor_inst/brightness_contrast_inst/N162 [4]
 CLMA_162_256/Y2                   td                    0.487      18.908 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.484      19.392         fram_buf/u_processor_inst/brightness_contrast_inst/_N90169
 CLMA_150_260/Y3                   td                    0.459      19.851 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.455      20.306         fram_buf/u_processor_inst/brightness_contrast_inst/_N1027
 CLMA_150_248/Y0                   td                    0.210      20.516 r       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux10_4/gateop_perm/Z
                                   net (fanout=6)        0.560      21.076         fram_buf/u_processor_inst/_N1033
 CLMA_154_257/Y1                   td                    0.197      21.273 f       fram_buf/u_processor_inst/vout_data_93[7]/gateop_perm/Z
                                   net (fanout=1)        1.655      22.928         fram_buf/u_processor_inst/_N16096
 CLMA_246_260/Y6CD                 td                    0.278      23.206 f       fram_buf/u_processor_inst/vout_data_96[7]_muxf6/F
                                   net (fanout=1)        2.488      25.694         nt_g_out[4]      
 IOL_327_121/DO                    td                    0.139      25.833 f       g_out_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000      25.833         g_out_obuf[4]/ntO
 IOBS_LR_328_120/PAD               td                    3.903      29.736 f       g_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.077      29.813         g_out[4]         
 N15                                                                       f       g_out[4] (port)  

 Data arrival time                                                  29.813         Logic Levels: 9  
                                                                                   Logic: 9.508ns(50.747%), Route: 9.228ns(49.253%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_18_197/CLK         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_18_197/CLK         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_18_197/CLK         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_74_169/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_74_169/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_74_161/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_50_81/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_50_81/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_50_45/CLK          cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_42_61/CLK          cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_42_61/CLK          cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_42_61/CLK          cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_82_108/CLKA[0]      fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_82_108/CLKA[0]      fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_82_108/CLKA[1]      fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_82_24/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           Low Pulse Width   DRM_82_24/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.002      11.900          0.898           High Pulse Width  DRM_82_24/CLKA[1]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.269       7.407           1.138           Low Pulse Width   APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.269       7.407           1.138           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.269       7.407           1.138           Low Pulse Width   APM_106_128/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_30_56/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_30_56/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_30_53/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{video_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_82_128/CLKA[0]      fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_82_128/CLKA[0]      fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_82_128/CLKA[1]      fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{video_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width  IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.483     500.000         1.517           Low Pulse Width   IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.483     500.000         1.517           High Pulse Width  IOL_311_374/CLK_SYS     u_ethernet_1/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.535       3.673           1.138           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.535       3.673           1.138           Low Pulse Width   APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.535       3.673           1.138           High Pulse Width  APM_106_128/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_306_232/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_306_232/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_306_212/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_274_233/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_274_233/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_274_233/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_70_200/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.120       4.708         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       4.859 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.162       6.021         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_201/Y2                    td                    0.227       6.248 f       _N13878_inv/gateop_perm/Z
                                   net (fanout=8)        0.267       6.515         _N13878          
                                   td                    0.365       6.880 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.880         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10150
 CLMA_66_196/COUT                  td                    0.044       6.924 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.924         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10152
                                   td                    0.044       6.968 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.968         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10154
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.968         Logic Levels: 3  
                                                                                   Logic: 1.052ns(29.214%), Route: 2.549ns(70.786%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_70_200/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.120       4.708         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       4.859 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.162       6.021         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_201/Y2                    td                    0.227       6.248 f       _N13878_inv/gateop_perm/Z
                                   net (fanout=8)        0.267       6.515         _N13878          
                                   td                    0.365       6.880 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.880         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10150
 CLMA_66_196/COUT                  td                    0.044       6.924 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.924         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10152
 CLMA_66_200/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.924         Logic Levels: 3  
                                                                                   Logic: 1.008ns(28.338%), Route: 2.549ns(71.662%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_70_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_70_200/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.120       4.708         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       4.859 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.162       6.021         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_66_201/Y2                    td                    0.227       6.248 f       _N13878_inv/gateop_perm/Z
                                   net (fanout=8)        0.267       6.515         _N13878          
                                   td                    0.353       6.868 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.868         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N10150
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.868         Logic Levels: 2  
                                                                                   Logic: 0.952ns(27.192%), Route: 2.549ns(72.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.302                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[2]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.100
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.225       3.100         nt_sys_clk       
 CLMA_94_36/CLK                                                            r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK

 CLMA_94_36/Q0                     tco                   0.182       3.282 r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.347       3.629         power_on_delay_inst/camera_pwnd
 CLMA_90_28/RS                                                             r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/RS

 Data arrival time                                                   3.629         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.405%), Route: 0.347ns(65.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.805       3.836         nt_sys_clk       
 CLMA_90_28/CLK                                                            r       power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.316       3.520                          
 clock uncertainty                                       0.000       3.520                          

 Hold time                                              -0.146       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                   3.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[4]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.100
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.225       3.100         nt_sys_clk       
 CLMA_94_36/CLK                                                            r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK

 CLMA_94_36/Q0                     tco                   0.182       3.282 r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.347       3.629         power_on_delay_inst/camera_pwnd
 CLMA_90_28/RS                                                             r       power_on_delay_inst/cnt2[4]/opit_0_A2Q21/RS

 Data arrival time                                                   3.629         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.405%), Route: 0.347ns(65.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.805       3.836         nt_sys_clk       
 CLMA_90_28/CLK                                                            r       power_on_delay_inst/cnt2[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.316       3.520                          
 clock uncertainty                                       0.000       3.520                          

 Hold time                                              -0.146       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                   3.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.348
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.473       3.348         nt_sys_clk       
 CLMA_94_28/CLK                                                            r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_28/Q0                     tco                   0.182       3.530 r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.137       3.667         power_on_delay_inst/cnt1 [0]
 CLMA_90_29/A0                                                             r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.667         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.805       3.836         nt_sys_clk       
 CLMA_90_29/CLK                                                            r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.358       3.478                          
 clock uncertainty                                       0.000       3.478                          

 Hold time                                              -0.077       3.401                          

 Data required time                                                  3.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.401                          
 Data arrival time                                                   3.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.404
  Launch Clock Delay      :  6.783
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.972       6.783         ntclkbufg_0      
 DRM_82_4/CLKB[0]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QA0[0]                   tco                   1.815       8.598 f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DOA[0]
                                   net (fanout=1)        0.836       9.434         fram_buf/ch3_wr_burst_data [4]
 CLMA_62_52/Y1                     td                    0.224       9.658 f       fram_buf/mem_write_arbi_m0/N217_3[4]/gateop/F
                                   net (fanout=1)        0.660      10.318         fram_buf/mem_write_arbi_m0/_N14768
 CLMA_58_109/Y1                    td                    0.151      10.469 f       fram_buf/mem_write_arbi_m0/N217_4[4]/gateop_perm/Z
                                   net (fanout=1)        0.836      11.305         fram_buf/mem_write_arbi_m0/_N15024
 CLMA_30_56/Y3                     td                    0.162      11.467 r       fram_buf/mem_write_arbi_m0/N217_6[4]/gateop_perm/Z
                                   net (fanout=2)        0.300      11.767         axi_wdata[4]     
 CLMA_22_60/CD                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.767         Logic Levels: 3  
                                                                                   Logic: 2.352ns(47.191%), Route: 2.632ns(52.809%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.912      16.404         ntclkbufg_0      
 CLMA_22_60/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[132]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.734                          
 clock uncertainty                                      -0.350      16.384                          

 Setup time                                             -0.145      16.239                          

 Data required time                                                 16.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.239                          
 Data arrival time                                                  11.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.472                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.404
  Launch Clock Delay      :  6.783
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.972       6.783         ntclkbufg_0      
 DRM_82_4/CLKB[0]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QA0[0]                   tco                   1.815       8.598 f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DOA[0]
                                   net (fanout=1)        0.836       9.434         fram_buf/ch3_wr_burst_data [4]
 CLMA_62_52/Y1                     td                    0.224       9.658 f       fram_buf/mem_write_arbi_m0/N217_3[4]/gateop/F
                                   net (fanout=1)        0.660      10.318         fram_buf/mem_write_arbi_m0/_N14768
 CLMA_58_109/Y1                    td                    0.151      10.469 f       fram_buf/mem_write_arbi_m0/N217_4[4]/gateop_perm/Z
                                   net (fanout=1)        0.836      11.305         fram_buf/mem_write_arbi_m0/_N15024
 CLMA_30_56/Y3                     td                    0.162      11.467 r       fram_buf/mem_write_arbi_m0/N217_6[4]/gateop_perm/Z
                                   net (fanout=2)        0.272      11.739         axi_wdata[4]     
 CLMA_22_60/A4                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.739         Logic Levels: 3  
                                                                                   Logic: 2.352ns(47.458%), Route: 2.604ns(52.542%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.912      16.404         ntclkbufg_0      
 CLMA_22_60/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.734                          
 clock uncertainty                                      -0.350      16.384                          

 Setup time                                             -0.093      16.291                          

 Data required time                                                 16.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.291                          
 Data arrival time                                                  11.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.552                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKB
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[102]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.395
  Launch Clock Delay      :  6.783
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.972       6.783         ntclkbufg_0      
 DRM_82_4/CLKB[1]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKB

 DRM_82_4/QA1[4]                   tco                   1.815       8.598 f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/DOA[4]
                                   net (fanout=1)        0.794       9.392         fram_buf/ch3_wr_burst_data [38]
 CLMA_62_52/Y0                     td                    0.226       9.618 f       fram_buf/mem_write_arbi_m0/N217_3[38]/gateop/F
                                   net (fanout=1)        0.580      10.198         fram_buf/mem_write_arbi_m0/_N14802
 CLMA_62_108/Y2                    td                    0.379      10.577 f       fram_buf/mem_write_arbi_m0/N217_4[38]/gateop_perm/Z
                                   net (fanout=1)        0.855      11.432         fram_buf/mem_write_arbi_m0/_N15058
 CLMS_22_69/Y3                     td                    0.162      11.594 r       fram_buf/mem_write_arbi_m0/N217_6[38]/gateop_perm/Z
                                   net (fanout=2)        0.073      11.667         axi_wdata[38]    
 CLMS_22_69/B0                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[102]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  11.667         Logic Levels: 3  
                                                                                   Logic: 2.582ns(52.867%), Route: 2.302ns(47.133%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.903      16.395         ntclkbufg_0      
 CLMS_22_69/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[102]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.725                          
 clock uncertainty                                      -0.350      16.375                          

 Setup time                                             -0.152      16.223                          

 Data required time                                                 16.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.223                          
 Data arrival time                                                  11.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[237]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895       6.387         ntclkbufg_0      
 CLMA_22_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[237]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_112/Q3                    tco                   0.178       6.565 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[237]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.623         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [237]
 CLMA_22_112/B0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.623         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_22_112/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[109]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                              -0.066       6.522                          

 Data required time                                                  6.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.522                          
 Data arrival time                                                   6.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[164]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[100]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.771
  Launch Clock Delay      :  6.426
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.934       6.426         ntclkbufg_0      
 CLMS_38_85/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[164]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_85/Q3                     tco                   0.182       6.608 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data[164]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.196       6.804         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_data [164]
 CLMS_38_81/B1                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[100]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.804         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.960       6.771         ntclkbufg_0      
 CLMS_38_81/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[100]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.437                          
 clock uncertainty                                       0.200       6.637                          

 Hold time                                              -0.084       6.553                          

 Data required time                                                  6.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.553                          
 Data arrival time                                                   6.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[13]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895       6.387         ntclkbufg_0      
 CLMS_42_173/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/CLK

 CLMS_42_173/Q2                    tco                   0.183       6.570 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[13]/opit_0_inv/Q
                                   net (fanout=1)        0.195       6.765         u_DDR3_50H/dfi_address [13]
 CLMA_38_176/A1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.765         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.413%), Route: 0.195ns(51.587%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_38_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.093       6.513                          

 Data required time                                                  6.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.513                          
 Data arrival time                                                   6.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.969       3.419         ntclkbufg_7      
 CLMA_78_24/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_78_24/Q2                     tco                   0.223       3.642 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.690       4.332         cmos1_href_d0    
 CLMA_58_57/Y2                     td                    0.381       4.713 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.517       5.230         cmos1_8_16bit/N11
 CLMA_50_28/CE                                                             f       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.230         Logic Levels: 1  
                                                                                   Logic: 0.604ns(33.352%), Route: 1.207ns(66.648%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.935      15.112         ntclkbufg_7      
 CLMA_50_28/CLK                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.296                          
 clock uncertainty                                      -0.250      15.046                          

 Setup time                                             -0.476      14.570                          

 Data required time                                                 14.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.570                          
 Data arrival time                                                   5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.340                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.969       3.419         ntclkbufg_7      
 CLMA_78_24/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_78_24/Q2                     tco                   0.223       3.642 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.690       4.332         cmos1_href_d0    
 CLMA_58_57/Y2                     td                    0.381       4.713 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.517       5.230         cmos1_8_16bit/N11
 CLMA_50_28/CE                                                             f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.230         Logic Levels: 1  
                                                                                   Logic: 0.604ns(33.352%), Route: 1.207ns(66.648%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.935      15.112         ntclkbufg_7      
 CLMA_50_28/CLK                                                            r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.296                          
 clock uncertainty                                      -0.250      15.046                          

 Setup time                                             -0.476      14.570                          

 Data required time                                                 14.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.570                          
 Data arrival time                                                   5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.340                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.419
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.969       3.419         ntclkbufg_7      
 CLMA_78_24/CLK                                                            r       cmos1_href_d0/opit_0/CLK

 CLMA_78_24/Q2                     tco                   0.223       3.642 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.690       4.332         cmos1_href_d0    
 CLMA_58_57/Y2                     td                    0.381       4.713 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.454       5.167         cmos1_8_16bit/N11
 CLMA_50_84/CE                                                             f       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.167         Logic Levels: 1  
                                                                                   Logic: 0.604ns(34.554%), Route: 1.144ns(65.446%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N132            
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.926      15.103         ntclkbufg_7      
 CLMA_50_84/CLK                                                            r       cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.287                          
 clock uncertainty                                      -0.250      15.037                          

 Setup time                                             -0.476      14.561                          

 Data required time                                                 14.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.561                          
 Data arrival time                                                   5.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.394                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.930       3.207         ntclkbufg_7      
 CLMA_50_24/CLK                                                            r       cmos1_d_d0[1]/opit_0/CLK

 CLMA_50_24/Q0                     tco                   0.182       3.389 r       cmos1_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.140       3.529         cmos1_d_d0[1]    
 CLMA_50_28/M2                                                             r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.965       3.415         ntclkbufg_7      
 CLMA_50_28/CLK                                                            r       cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.227                          
 clock uncertainty                                       0.200       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.383
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.907       3.184         ntclkbufg_7      
 CLMA_66_48/CLK                                                            r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK

 CLMA_66_48/Q0                     tco                   0.182       3.366 r       cmos1_8_16bit/pdata_i_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.137       3.503         cmos1_8_16bit/pdata_i_reg [7]
 CLMS_62_53/M0                                                             r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/D

 Data arrival time                                                   3.503         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.933       3.383         ntclkbufg_7      
 CLMS_62_53/CLK                                                            r       cmos1_8_16bit/pdata_out1[15]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.199                          
 clock uncertainty                                       0.200       3.399                          

 Hold time                                              -0.011       3.388                          

 Data required time                                                  3.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.388                          
 Data arrival time                                                   3.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.391
  Launch Clock Delay      :  3.188
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.911       3.188         ntclkbufg_7      
 CLMA_66_84/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK

 CLMA_66_84/Q0                     tco                   0.179       3.367 f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.426         cmos1_8_16bit/de_out1
 CLMA_66_84/A0                                                             f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.426         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N132            
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.941       3.391         ntclkbufg_7      
 CLMA_66_84/CLK                                                            r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.203       3.188                          
 clock uncertainty                                       0.200       3.388                          

 Hold time                                              -0.078       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.525
  Launch Clock Delay      :  3.897
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.937 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.960       3.897         ntclkbufg_8      
 CLMA_46_8/CLK                                                             r       cmos2_href_d0/opit_0/CLK

 CLMA_46_8/Q1                      tco                   0.223       4.120 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.484       4.604         cmos2_href_d0    
 CLMS_46_33/Y3                     td                    0.151       4.755 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.434       5.189         cmos2_8_16bit/N11
 CLMA_58_16/CE                                                             f       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   5.189         Logic Levels: 1  
                                                                                   Logic: 0.374ns(28.947%), Route: 0.918ns(71.053%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.518 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.907      15.425         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.755                          
 clock uncertainty                                      -0.250      15.505                          

 Setup time                                             -0.476      15.029                          

 Data required time                                                 15.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.029                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.840                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.525
  Launch Clock Delay      :  3.897
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.937 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.960       3.897         ntclkbufg_8      
 CLMA_46_8/CLK                                                             r       cmos2_href_d0/opit_0/CLK

 CLMA_46_8/Q1                      tco                   0.223       4.120 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.484       4.604         cmos2_href_d0    
 CLMS_46_33/Y3                     td                    0.151       4.755 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.434       5.189         cmos2_8_16bit/N11
 CLMA_58_16/CE                                                             f       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   5.189         Logic Levels: 1  
                                                                                   Logic: 0.374ns(28.947%), Route: 0.918ns(71.053%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.518 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.907      15.425         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.755                          
 clock uncertainty                                      -0.250      15.505                          

 Setup time                                             -0.476      15.029                          

 Data required time                                                 15.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.029                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.840                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.525
  Launch Clock Delay      :  3.897
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.937 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.960       3.897         ntclkbufg_8      
 CLMA_46_8/CLK                                                             r       cmos2_href_d0/opit_0/CLK

 CLMA_46_8/Q1                      tco                   0.223       4.120 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.484       4.604         cmos2_href_d0    
 CLMS_46_33/Y3                     td                    0.151       4.755 f       cmos2_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.434       5.189         cmos2_8_16bit/N11
 CLMA_58_16/CE                                                             f       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CE

 Data arrival time                                                   5.189         Logic Levels: 1  
                                                                                   Logic: 0.374ns(28.947%), Route: 0.918ns(71.053%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746      14.518         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000      14.518 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.907      15.425         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[13]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.755                          
 clock uncertainty                                      -0.250      15.505                          

 Setup time                                             -0.476      15.029                          

 Data required time                                                 15.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.029                          
 Data arrival time                                                   5.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.840                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[5]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.883
  Launch Clock Delay      :  3.520
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.618 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.902       3.520         ntclkbufg_8      
 CLMA_58_12/CLK                                                            r       cmos2_d_d0[5]/opit_0/CLK

 CLMA_58_12/Q1                     tco                   0.184       3.704 r       cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.286       3.990         cmos2_d_d0[5]    
 CLMA_58_24/M2                                                             r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/D

 Data arrival time                                                   3.990         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.149%), Route: 0.286ns(60.851%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.937 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.946       3.883         ntclkbufg_8      
 CLMA_58_24/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.334       3.549                          
 clock uncertainty                                       0.200       3.749                          

 Hold time                                              -0.011       3.738                          

 Data required time                                                  3.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.738                          
 Data arrival time                                                   3.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[6]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.874
  Launch Clock Delay      :  3.520
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.618 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.902       3.520         ntclkbufg_8      
 CLMA_58_12/CLK                                                            r       cmos2_d_d0[6]/opit_0/CLK

 CLMA_58_12/Q0                     tco                   0.182       3.702 r       cmos2_d_d0[6]/opit_0/Q
                                   net (fanout=2)        0.286       3.988         cmos2_d_d0[6]    
 CLMA_58_16/M3                                                             r       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/D

 Data arrival time                                                   3.988         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.889%), Route: 0.286ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.937 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.937       3.874         ntclkbufg_8      
 CLMA_58_16/CLK                                                            r       cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                        -0.334       3.540                          
 clock uncertainty                                       0.200       3.740                          

 Hold time                                              -0.011       3.729                          

 Data required time                                                  3.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.729                          
 Data arrival time                                                   3.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[10]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.913
  Launch Clock Delay      :  3.568
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.746       2.618         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.618 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.950       3.568         ntclkbufg_8      
 CLMS_42_61/CLK                                                            r       cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK

 CLMS_42_61/Q1                     tco                   0.184       3.752 r       cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.275       4.027         cmos2_8_16bit/pdata_i_reg [2]
 CLMS_42_57/M1                                                             r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/D

 Data arrival time                                                   4.027         Logic Levels: 0  
                                                                                   Logic: 0.184ns(40.087%), Route: 0.275ns(59.913%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.909       2.937         nt_cmos2_pclk    
 USCM_84_121/CLK_USCM              td                    0.000       2.937 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=41)       0.976       3.913         ntclkbufg_8      
 CLMS_42_57/CLK                                                            r       cmos2_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                        -0.334       3.579                          
 clock uncertainty                                       0.200       3.779                          

 Hold time                                              -0.011       3.768                          

 Data required time                                                  3.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.768                          
 Data arrival time                                                   4.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.448
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_66_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/CLK

 CLMA_66_112/Q0                    tco                   0.223       3.923 r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.078       4.001         fram_buf/wr_buf_cmos1/u_Frame_cnt/x [0]
 CLMA_66_112/Y2                    td                    0.379       4.380 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.642       5.022         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.222       5.244 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.244         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9587
 CLMS_70_61/COUT                   td                    0.044       5.288 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.288         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9589
                                   td                    0.044       5.332 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.332         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9591
 CLMS_70_69/Y3                     td                    0.387       5.719 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.161       5.880         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMA_74_68/Y3                     td                    0.358       6.238 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop/Z
                                   net (fanout=1)        0.169       6.407         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_70_68/COUT                   td                    0.391       6.798 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.798         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_70_72/Y1                     td                    0.383       7.181 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.149       7.330         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_70_72/D3                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.330         Logic Levels: 6  
                                                                                   Logic: 2.431ns(66.970%), Route: 1.199ns(33.030%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.914      27.248         ntclkbufg_5      
 CLMA_70_72/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.500                          
 clock uncertainty                                      -0.250      27.250                          

 Setup time                                             -0.290      26.960                          

 Data required time                                                 26.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.960                          
 Data arrival time                                                   7.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.630                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.445
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_66_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/CLK

 CLMA_66_112/Q0                    tco                   0.223       3.923 r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.078       4.001         fram_buf/wr_buf_cmos1/u_Frame_cnt/x [0]
 CLMA_66_112/Y2                    td                    0.379       4.380 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.642       5.022         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.222       5.244 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.244         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9587
 CLMS_70_61/COUT                   td                    0.044       5.288 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.288         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9589
                                   td                    0.044       5.332 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.332         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9591
 CLMS_70_69/COUT                   td                    0.044       5.376 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.376         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9593
 CLMS_70_73/Y1                     td                    0.383       5.759 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.281       6.040         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_66_69/D1                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.040         Logic Levels: 4  
                                                                                   Logic: 1.339ns(57.222%), Route: 1.001ns(42.778%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.911      27.245         ntclkbufg_5      
 CLMS_66_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.256      27.501                          
 clock uncertainty                                      -0.250      27.251                          

 Setup time                                             -0.162      27.089                          

 Data required time                                                 27.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.089                          
 Data arrival time                                                   6.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.049                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.445
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_66_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/CLK

 CLMA_66_112/Q0                    tco                   0.223       3.923 r       fram_buf/wr_buf_cmos1/u_Frame_cnt/x[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.078       4.001         fram_buf/wr_buf_cmos1/u_Frame_cnt/x [0]
 CLMA_66_112/Y2                    td                    0.379       4.380 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.642       5.022         fram_buf/wr_buf_cmos1/fifo_wr_en_16i
                                   td                    0.222       5.244 f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.244         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9587
 CLMS_70_61/COUT                   td                    0.044       5.288 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.288         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9589
                                   td                    0.044       5.332 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.332         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9591
 CLMS_70_69/COUT                   td                    0.044       5.376 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.376         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9593
 CLMS_70_73/Y1                     td                    0.383       5.759 r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.281       6.040         fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [9]
 CLMS_66_69/C4                                                             r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.040         Logic Levels: 4  
                                                                                   Logic: 1.339ns(57.222%), Route: 1.001ns(42.778%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.911      27.245         ntclkbufg_5      
 CLMS_66_69/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.256      27.501                          
 clock uncertainty                                      -0.250      27.251                          

 Setup time                                             -0.094      27.157                          

 Data required time                                                 27.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.157                          
 Data arrival time                                                   6.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.117                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[12]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[12]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.926       3.460         ntclkbufg_5      
 CLMA_74_68/CLK                                                            r       cmos1_8_16bit/pdata_out3[12]/opit_0/CLK

 CLMA_74_68/Q0                     tco                   0.182       3.642 r       cmos1_8_16bit/pdata_out3[12]/opit_0/Q
                                   net (fanout=1)        0.137       3.779         cmos1_8_16bit/pdata_out3 [12]
 CLMA_78_72/M0                                                             r       cmos1_8_16bit/pdata_o[12]/opit_0/D

 Data arrival time                                                   3.779         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.960       3.735         ntclkbufg_5      
 CLMA_78_72/CLK                                                            r       cmos1_8_16bit/pdata_o[12]/opit_0/CLK
 clock pessimism                                        -0.252       3.483                          
 clock uncertainty                                       0.200       3.683                          

 Hold time                                              -0.011       3.672                          

 Data required time                                                  3.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.672                          
 Data arrival time                                                   3.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[0]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.926       3.460         ntclkbufg_5      
 CLMS_50_85/CLK                                                            r       cmos1_8_16bit/pdata_out3[0]/opit_0/CLK

 CLMS_50_85/Q1                     tco                   0.184       3.644 r       cmos1_8_16bit/pdata_out3[0]/opit_0/Q
                                   net (fanout=1)        0.140       3.784         cmos1_8_16bit/pdata_out3 [0]
 CLMA_50_88/M0                                                             r       cmos1_8_16bit/pdata_o[0]/opit_0/D

 Data arrival time                                                   3.784         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.961       3.736         ntclkbufg_5      
 CLMA_50_88/CLK                                                            r       cmos1_8_16bit/pdata_o[0]/opit_0/CLK
 clock pessimism                                        -0.256       3.480                          
 clock uncertainty                                       0.200       3.680                          

 Hold time                                              -0.011       3.669                          

 Data required time                                                  3.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.669                          
 Data arrival time                                                   3.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/L0
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       3.429         ntclkbufg_5      
 CLMA_70_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/CLK

 CLMA_70_112/Q0                    tco                   0.179       3.608 f       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.667         fram_buf/wr_buf_cmos1/u_Frame_cnt/y [0]
 CLMA_70_112/A0                                                            f       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.667         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMA_70_112/CLK                                                           r       fram_buf/wr_buf_cmos1/u_Frame_cnt/y[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.271       3.429                          
 clock uncertainty                                       0.200       3.629                          

 Hold time                                              -0.078       3.551                          

 Data required time                                                  3.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.551                          
 Data arrival time                                                   3.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.601
  Launch Clock Delay      :  7.256
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_90_92/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_90_92/Q0                     tco                   0.221       7.477 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.360       7.837         cmos2_de_i       
 CLMA_90_92/Y0                     td                    0.150       7.987 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.661       8.648         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.222       8.870 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.870         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9729
 CLMS_78_129/COUT                  td                    0.044       8.914 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9731
                                   td                    0.044       8.958 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.958         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9733
 CLMS_78_133/Y3                    td                    0.365       9.323 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.606       9.929         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMA_90_128/Y1                    td                    0.151      10.080 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.391      10.471         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_78_132/COUT                  td                    0.391      10.862 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.862         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_78_136/Y1                    td                    0.383      11.245 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.235      11.480         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_90_136/D1                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.480         Logic Levels: 6  
                                                                                   Logic: 1.971ns(46.662%), Route: 2.253ns(53.338%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351      28.023         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.223 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.223         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.223 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.506         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.506 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.401         ntclkbufg_4      
 CLMA_90_136/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      31.026                          
 clock uncertainty                                      -0.250      30.776                          

 Setup time                                             -0.162      30.614                          

 Data required time                                                 30.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.614                          
 Data arrival time                                                  11.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.134                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.601
  Launch Clock Delay      :  7.256
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_90_92/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_90_92/Q0                     tco                   0.221       7.477 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.360       7.837         cmos2_de_i       
 CLMA_90_92/Y0                     td                    0.150       7.987 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.661       8.648         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.222       8.870 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.870         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9729
 CLMS_78_129/COUT                  td                    0.044       8.914 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9731
                                   td                    0.044       8.958 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.958         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9733
 CLMS_78_133/Y3                    td                    0.387       9.345 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.281       9.626         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [7]
 CLMS_78_145/C3                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.626         Logic Levels: 3  
                                                                                   Logic: 1.068ns(45.063%), Route: 1.302ns(54.937%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351      28.023         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.223 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.223         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.223 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.506         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.506 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.401         ntclkbufg_4      
 CLMS_78_145/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      31.026                          
 clock uncertainty                                      -0.250      30.776                          

 Setup time                                             -0.308      30.468                          

 Data required time                                                 30.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.468                          
 Data arrival time                                                   9.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.842                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.601
  Launch Clock Delay      :  7.256
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_90_92/CLK                                                            r       cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_90_92/Q0                     tco                   0.221       7.477 f       cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=16)       0.360       7.837         cmos2_de_i       
 CLMA_90_92/Y0                     td                    0.150       7.987 f       fram_buf/wr_buf_cmos2/u_Frame_cnt/N42_3/gateop_perm/Z
                                   net (fanout=10)       0.661       8.648         fram_buf/wr_buf_cmos2/fifo_wr_en_16i
                                   td                    0.222       8.870 f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.870         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9729
 CLMS_78_129/COUT                  td                    0.044       8.914 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.914         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9731
                                   td                    0.044       8.958 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.958         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9733
 CLMS_78_133/COUT                  td                    0.044       9.002 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.002         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9735
                                   td                    0.044       9.046 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.046         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9737
 CLMS_78_137/Y3                    td                    0.387       9.433 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.313       9.746         fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_90_136/D0                                                            r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.746         Logic Levels: 4  
                                                                                   Logic: 1.156ns(46.426%), Route: 1.334ns(53.574%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351      28.023         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.223 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.223         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.223 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.506         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.506 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.401         ntclkbufg_4      
 CLMA_90_136/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      31.026                          
 clock uncertainty                                      -0.250      30.776                          

 Setup time                                             -0.151      30.625                          

 Data required time                                                 30.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.625                          
 Data arrival time                                                   9.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.879                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_o[12]/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.303
  Launch Clock Delay      :  6.648
  Clock Pessimism Removal :  -0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351       4.223         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.423 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.423         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.423 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.706         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.706 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.942       6.648         ntclkbufg_4      
 CLMS_46_29/CLK                                                            r       cmos2_8_16bit/pdata_o[12]/opit_0/CLK

 CLMS_46_29/Q0                     tco                   0.182       6.830 r       cmos2_8_16bit/pdata_o[12]/opit_0/Q
                                   net (fanout=1)        0.396       7.226         cmos2_d_16bit[12]
 DRM_82_24/DA0[1]                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   7.226         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.488%), Route: 0.396ns(68.512%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.972       7.303         ntclkbufg_4      
 DRM_82_24/CLKA[0]                                                         r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.636       6.667                          
 clock uncertainty                                       0.200       6.867                          

 Hold time                                               0.102       6.969                          

 Data required time                                                  6.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.969                          
 Data arrival time                                                   7.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[8]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[8]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.304
  Launch Clock Delay      :  6.648
  Clock Pessimism Removal :  -0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351       4.223         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.423 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.423         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.423 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.706         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.706 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.942       6.648         ntclkbufg_4      
 CLMA_38_60/CLK                                                            r       cmos2_8_16bit/pdata_out3[8]/opit_0/CLK

 CLMA_38_60/Y0                     tco                   0.236       6.884 r       cmos2_8_16bit/pdata_out3[8]/opit_0/Q
                                   net (fanout=1)        0.213       7.097         cmos2_8_16bit/pdata_out3 [8]
 CLMA_38_60/M0                                                             r       cmos2_8_16bit/pdata_o[8]/opit_0/D

 Data arrival time                                                   7.097         Logic Levels: 0  
                                                                                   Logic: 0.236ns(52.561%), Route: 0.213ns(47.439%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.973       7.304         ntclkbufg_4      
 CLMA_38_60/CLK                                                            r       cmos2_8_16bit/pdata_o[8]/opit_0/CLK
 clock pessimism                                        -0.655       6.649                          
 clock uncertainty                                       0.200       6.849                          

 Hold time                                              -0.011       6.838                          

 Data required time                                                  6.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.838                          
 Data arrival time                                                   7.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[13]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[13]/opit_0/D
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.281
  Launch Clock Delay      :  6.617
  Clock Pessimism Removal :  -0.640

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351       4.223         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.423 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.423         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.423 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.706         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.706 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.911       6.617         ntclkbufg_4      
 CLMA_58_20/CLK                                                            r       cmos2_8_16bit/pdata_out3[13]/opit_0/CLK

 CLMA_58_20/Q2                     tco                   0.183       6.800 r       cmos2_8_16bit/pdata_out3[13]/opit_0/Q
                                   net (fanout=1)        0.289       7.089         cmos2_8_16bit/pdata_out3 [13]
 CLMA_58_28/M2                                                             r       cmos2_8_16bit/pdata_o[13]/opit_0/D

 Data arrival time                                                   7.089         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.771%), Route: 0.289ns(61.229%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.950       7.281         ntclkbufg_4      
 CLMA_58_28/CLK                                                            r       cmos2_8_16bit/pdata_o[13]/opit_0/CLK
 clock pessimism                                        -0.640       6.641                          
 clock uncertainty                                       0.200       6.841                          

 Hold time                                              -0.011       6.830                          

 Data required time                                                  6.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.830                          
 Data arrival time                                                   7.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.037       3.205         ntclkbufg_1      
 CLMS_190_281/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_281/Q2                   tco                   0.223       3.428 f       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.471       3.899         fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt [0]
                                   td                    0.251       4.150 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.150         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [2]
 CLMA_186_276/COUT                 td                    0.044       4.194 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.194         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [6]
 CLMA_186_280/Y1                   td                    0.366       4.560 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.267       4.827         fram_buf/u_processor_inst/u_multiCamera_ctr/N181
 CLMA_194_281/Y0                   td                    0.226       5.053 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/gateop_perm/Z
                                   net (fanout=1)        0.346       5.399         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90134
 CLMA_202_284/Y0                   td                    0.150       5.549 f       fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en_d1/opit_0_L5Q_perm/Z
                                   net (fanout=4)        1.181       6.730         fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en
                                   td                    0.222       6.952 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.952         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8431
 CLMA_262_344/COUT                 td                    0.044       6.996 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.996         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8433
 CLMA_262_348/Y1                   td                    0.366       7.362 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.269       7.631         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11 [5]
 CLMA_262_340/Y2                   td                    0.227       7.858 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.366       8.224         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_254_344/COUT                 td                    0.387       8.611 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.611         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_254_348/Y1                   td                    0.383       8.994 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.074       9.068         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N21
 CLMA_254_348/C0                                                           r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.068         Logic Levels: 9  
                                                                                   Logic: 2.889ns(49.275%), Route: 2.974ns(50.725%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.005      17.810         ntclkbufg_1      
 CLMA_254_348/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      18.000                          
 clock uncertainty                                      -0.150      17.850                          

 Setup time                                             -0.150      17.700                          

 Data required time                                                 17.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.700                          
 Data arrival time                                                   9.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.632                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.037       3.205         ntclkbufg_1      
 CLMS_190_281/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_190_281/Q2                   tco                   0.223       3.428 f       fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.471       3.899         fram_buf/u_processor_inst/u_multiCamera_ctr/x_cnt [0]
                                   td                    0.251       4.150 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.150         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [2]
 CLMA_186_276/COUT                 td                    0.044       4.194 r       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.194         fram_buf/u_processor_inst/u_multiCamera_ctr/N181.co [6]
 CLMA_186_280/Y1                   td                    0.366       4.560 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N181.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.267       4.827         fram_buf/u_processor_inst/u_multiCamera_ctr/N181
 CLMA_194_281/Y0                   td                    0.226       5.053 f       fram_buf/u_processor_inst/u_multiCamera_ctr/N206_4/gateop_perm/Z
                                   net (fanout=1)        0.346       5.399         fram_buf/u_processor_inst/u_multiCamera_ctr/_N90134
 CLMA_202_284/Y0                   td                    0.150       5.549 f       fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en_d1/opit_0_L5Q_perm/Z
                                   net (fanout=4)        1.181       6.730         fram_buf/u_processor_inst/u_multiCamera_ctr/fifo_en
                                   td                    0.222       6.952 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.952         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8431
 CLMA_262_344/COUT                 td                    0.044       6.996 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.996         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/_N8433
 CLMA_262_348/Y1                   td                    0.366       7.362 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.269       7.631         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N11 [5]
 CLMA_262_340/Y2                   td                    0.227       7.858 f       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.348       8.206         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_262_345/COUT                 td                    0.387       8.593 r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.593         fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/N24.co [6]
 CLMS_262_349/CIN                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   8.593         Logic Levels: 8  
                                                                                   Logic: 2.506ns(46.511%), Route: 2.882ns(53.489%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.005      17.810         ntclkbufg_1      
 CLMS_262_349/CLK                                                          r       fram_buf/u_processor_inst/u_multiCamera_ctr/u_fifo_16i_16o_2048/U_ipml_fifo_fifo_16i_16o_2048/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.190      18.000                          
 clock uncertainty                                      -0.150      17.850                          

 Setup time                                             -0.276      17.574                          

 Data required time                                                 17.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.574                          
 Data arrival time                                                   8.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.981                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.925       3.093         ntclkbufg_1      
 DRM_142_148/CLKB[0]                                                       r       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_142_148/QB0[0]                tco                   1.780       4.873 f       fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        1.338       6.211         fram_buf/u_rd_char/fifo_rd_data_16o [2]
 CLMA_230_232/Y1                   td                    0.151       6.362 f       fram_buf/u_rd_char/N47_8/gateop_perm/Z
                                   net (fanout=1)        0.385       6.747         fram_buf/u_rd_char/_N90160
 CLMS_214_237/Y0                   td                    0.162       6.909 r       fram_buf/u_rd_char/N47_10/gateop_perm/Z
                                   net (fanout=1)        0.275       7.184         fram_buf/u_rd_char/_N90162
 CLMS_226_237/Y1                   td                    0.151       7.335 f       fram_buf/u_rd_char/N55/gateop_perm/Z
                                   net (fanout=16)       0.485       7.820         fram_buf/u_rd_char/N55
 CLMS_242_249/Y3                   td                    0.151       7.971 f       u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.707       8.678         fram_buf/vout_data_charAdd [13]
 CLMA_262_212/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D

 Data arrival time                                                   8.678         Logic Levels: 4  
                                                                                   Logic: 2.395ns(42.883%), Route: 3.190ns(57.117%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_262_212/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Setup time                                             -0.068      17.659                          

 Data required time                                                 17.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.659                          
 Data arrival time                                                   8.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.981                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[2]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.732
  Launch Clock Delay      :  4.135
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       1.991 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.001       2.992         ntR4389          
 CLMA_182_168/Y0                   td                    0.184       3.176 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.959       4.135         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_114_89/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_114_89/Q1                    tco                   0.184       4.319 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.454       4.773         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [1]
 DRM_142_68/ADA1[2]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[2]

 Data arrival time                                                   4.773         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.840%), Route: 0.454ns(71.160%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.255       4.732         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_68/CLKA[1]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.301       4.431                          
 clock uncertainty                                       0.000       4.431                          

 Hold time                                               0.144       4.575                          

 Data required time                                                  4.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.575                          
 Data arrival time                                                   4.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.732
  Launch Clock Delay      :  4.135
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       1.991 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.001       2.992         ntR4389          
 CLMA_182_168/Y0                   td                    0.184       3.176 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.959       4.135         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_114_89/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_114_89/Q3                    tco                   0.182       4.317 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.486       4.803         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [3]
 DRM_142_68/ADA0[4]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]

 Data arrival time                                                   4.803         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.246%), Route: 0.486ns(72.754%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.255       4.732         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_68/CLKA[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.301       4.431                          
 clock uncertainty                                       0.000       4.431                          

 Hold time                                               0.166       4.597                          

 Data required time                                                  4.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.597                          
 Data arrival time                                                   4.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[1]
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.904  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.340
  Launch Clock Delay      :  4.135
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       1.991 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.001       2.992         ntR4389          
 CLMA_182_168/Y0                   td                    0.184       3.176 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.959       4.135         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_114_89/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_114_89/Q0                    tco                   0.182       4.317 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       1.076       5.393         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [0]
 DRM_54_4/ADA1[1]                                                          r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[1]

 Data arrival time                                                   5.393         Logic Levels: 0  
                                                                                   Logic: 0.182ns(14.467%), Route: 1.076ns(85.533%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.863       5.340         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_54_4/CLKA[1]                                                          r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.301       5.039                          
 clock uncertainty                                       0.000       5.039                          

 Hold time                                               0.144       5.183                          

 Data required time                                                  5.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.183                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_294_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_137/Q3                   tco                   0.220       3.309 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.562         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_298_140/Y2                   td                    0.264       3.826 f       ms72xx_ctl/ms7200_ctl/N2009_4/gateop_perm/Z
                                   net (fanout=1)        0.067       3.893         ms72xx_ctl/ms7200_ctl/_N79423
 CLMA_298_140/Y0                   td                    0.150       4.043 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.254       4.297         ms72xx_ctl/ms7200_ctl/_N79463
 CLMA_302_140/Y0                   td                    0.162       4.459 r       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.275       4.734         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_132/Y2                   td                    0.162       4.896 r       ms72xx_ctl/ms7200_ctl/N1845_3/gateop_perm/Z
                                   net (fanout=7)        0.304       5.200         ms72xx_ctl/ms7200_ctl/N1386
 CLMS_294_125/Y1                   td                    0.244       5.444 f       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_10/gateop_perm/Z
                                   net (fanout=1)        0.152       5.596         ms72xx_ctl/ms7200_ctl/_N16
 CLMS_294_125/Y0                   td                    0.150       5.746 f       ms72xx_ctl/ms7200_ctl/state_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.368       6.114         ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMA_302_124/Y3                   td                    0.354       6.468 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.160       6.628         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_298_124/D4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.628         Logic Levels: 7  
                                                                                   Logic: 1.706ns(48.206%), Route: 1.833ns(51.794%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_298_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.092     102.817                          

 Data required time                                                102.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.817                          
 Data arrival time                                                   6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.189                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_294_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_137/Q3                   tco                   0.220       3.309 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.562         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_298_140/Y2                   td                    0.264       3.826 f       ms72xx_ctl/ms7200_ctl/N2009_4/gateop_perm/Z
                                   net (fanout=1)        0.067       3.893         ms72xx_ctl/ms7200_ctl/_N79423
 CLMA_298_140/Y0                   td                    0.150       4.043 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.254       4.297         ms72xx_ctl/ms7200_ctl/_N79463
 CLMA_302_140/Y0                   td                    0.150       4.447 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.294       4.741         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_124/Y2                   td                    0.227       4.968 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.171       5.139         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_128/Y2                   td                    0.162       5.301 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.164       5.465         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_132/CECO                 td                    0.141       5.606 r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.606         ntR2126          
 CLMA_302_136/CECO                 td                    0.141       5.747 r       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.747         ntR2125          
 CLMA_302_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.747         Logic Levels: 7  
                                                                                   Logic: 1.455ns(54.740%), Route: 1.203ns(45.260%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_302_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.563     102.357                          

 Data required time                                                102.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.357                          
 Data arrival time                                                   5.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.610                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_294_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_137/Q3                   tco                   0.220       3.309 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.562         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_298_140/Y2                   td                    0.264       3.826 f       ms72xx_ctl/ms7200_ctl/N2009_4/gateop_perm/Z
                                   net (fanout=1)        0.067       3.893         ms72xx_ctl/ms7200_ctl/_N79423
 CLMA_298_140/Y0                   td                    0.150       4.043 f       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=7)        0.254       4.297         ms72xx_ctl/ms7200_ctl/_N79463
 CLMA_302_140/Y0                   td                    0.150       4.447 f       ms72xx_ctl/ms7200_ctl/N1872_1/gateop_perm/Z
                                   net (fanout=16)       0.294       4.741         ms72xx_ctl/ms7200_ctl/N261
 CLMA_302_124/Y2                   td                    0.227       4.968 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.171       5.139         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_302_128/Y2                   td                    0.162       5.301 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=11)       0.164       5.465         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_302_132/CECO                 td                    0.141       5.606 r       ms72xx_ctl/ms7200_ctl/addr[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.606         ntR2126          
 CLMA_302_136/CECO                 td                    0.141       5.747 r       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.747         ntR2125          
 CLMA_302_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.747         Logic Levels: 7  
                                                                                   Logic: 1.455ns(54.740%), Route: 1.203ns(45.260%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_302_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.563     102.357                          

 Data required time                                                102.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.357                          
 Data arrival time                                                   5.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.610                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMA_302_161/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_302_161/Q3                   tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.198       3.262         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_306_148/ADB0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.262         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 DRM_306_148/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMA_314_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK

 CLMA_314_164/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.062       3.122         ms72xx_ctl/iic_dri_tx/fre_cnt [4]
 CLMA_314_164/D4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_314_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/D
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMS_310_169/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK

 CLMS_310_169/Q3                   tco                   0.178       3.060 f       ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.191         ms72xx_ctl/iic_dri_tx/receiv_data [3]
 CLMS_310_169/AD                                                           f       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/D

 Data arrival time                                                   3.191         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_310_169/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.953       3.127         ntclkbufg_10     
 CLMA_30_57/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q2                     tco                   0.224       3.351 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.188       3.539         coms1_reg_config/clock_20k_cnt [3]
 CLMA_30_49/Y0                     td                    0.380       3.919 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.267       4.186         coms1_reg_config/_N734
 CLMA_30_56/Y2                     td                    0.150       4.336 f       coms1_reg_config/N8_mux10/gateop/Z
                                   net (fanout=12)       0.373       4.709         coms1_reg_config/N8
                                   td                    0.368       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N8252
 CLMA_30_57/COUT                   td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N8254
                                   td                    0.044       5.165 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N8256
 CLMA_30_61/COUT                   td                    0.044       5.209 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.209         coms1_reg_config/_N8258
 CLMA_30_69/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.209         Logic Levels: 4  
                                                                                   Logic: 1.254ns(60.231%), Route: 0.828ns(39.769%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.919      42.916         ntclkbufg_10     
 CLMA_30_69/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.108                          
 clock uncertainty                                      -0.150      42.958                          

 Setup time                                             -0.132      42.826                          

 Data required time                                                 42.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.826                          
 Data arrival time                                                   5.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.617                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.924
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.953       3.127         ntclkbufg_10     
 CLMA_30_57/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q2                     tco                   0.224       3.351 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.188       3.539         coms1_reg_config/clock_20k_cnt [3]
 CLMA_30_49/Y0                     td                    0.380       3.919 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.267       4.186         coms1_reg_config/_N734
 CLMA_30_56/Y2                     td                    0.150       4.336 f       coms1_reg_config/N8_mux10/gateop/Z
                                   net (fanout=12)       0.373       4.709         coms1_reg_config/N8
                                   td                    0.368       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N8252
 CLMA_30_57/COUT                   td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N8254
                                   td                    0.044       5.165 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.165         coms1_reg_config/_N8256
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.165         Logic Levels: 3  
                                                                                   Logic: 1.210ns(59.372%), Route: 0.828ns(40.628%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.927      42.924         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.116                          
 clock uncertainty                                      -0.150      42.966                          

 Setup time                                             -0.128      42.838                          

 Data required time                                                 42.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.838                          
 Data arrival time                                                   5.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.673                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.924
  Launch Clock Delay      :  3.127
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.953       3.127         ntclkbufg_10     
 CLMA_30_57/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_30_57/Q2                     tco                   0.224       3.351 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.188       3.539         coms1_reg_config/clock_20k_cnt [3]
 CLMA_30_49/Y0                     td                    0.380       3.919 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.267       4.186         coms1_reg_config/_N734
 CLMA_30_56/Y2                     td                    0.150       4.336 f       coms1_reg_config/N8_mux10/gateop/Z
                                   net (fanout=12)       0.373       4.709         coms1_reg_config/N8
                                   td                    0.368       5.077 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.077         coms1_reg_config/_N8252
 CLMA_30_57/COUT                   td                    0.044       5.121 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.121         coms1_reg_config/_N8254
 CLMA_30_61/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.121         Logic Levels: 3  
                                                                                   Logic: 1.166ns(58.475%), Route: 0.828ns(41.525%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.927      42.924         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.116                          
 clock uncertainty                                      -0.150      42.966                          

 Setup time                                             -0.132      42.834                          

 Data required time                                                 42.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.834                          
 Data arrival time                                                   5.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.713                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  2.916
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.919       2.916         ntclkbufg_10     
 CLMA_30_53/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_53/Q0                     tco                   0.182       3.098 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.060       3.158         coms1_reg_config/clock_20k_cnt [0]
 CLMA_30_53/A1                                                             r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.158         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.949       3.123         ntclkbufg_10     
 CLMA_30_53/CLK                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                              -0.093       2.823                          

 Data required time                                                  2.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.823                          
 Data arrival time                                                   3.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  2.924
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.927       2.924         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_30_61/Q0                     tco                   0.182       3.106 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.166         coms1_reg_config/clock_20k_cnt [5]
 CLMA_30_61/A1                                                             r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.166         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.958       3.132         ntclkbufg_10     
 CLMA_30_61/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.924                          
 clock uncertainty                                       0.000       2.924                          

 Hold time                                              -0.093       2.831                          

 Data required time                                                  2.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.831                          
 Data arrival time                                                   3.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  2.916
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.919       2.916         ntclkbufg_10     
 CLMA_30_69/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_30_69/Q0                     tco                   0.182       3.098 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.160         coms1_reg_config/clock_20k_cnt [9]
 CLMA_30_69/A1                                                             r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.160         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.949       3.123         ntclkbufg_10     
 CLMA_30_69/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                              -0.093       2.823                          

 Data required time                                                  2.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.823                          
 Data arrival time                                                   3.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_108/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q0                   tco                   0.221       3.598 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.851         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_110_109/Y3                   td                    0.358       4.209 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       0.766       4.975         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.222       5.197 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.197         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9789
 CLMA_62_124/COUT                  td                    0.044       5.241 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.241         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9791
 CLMA_62_128/Y1                    td                    0.366       5.607 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.360       5.967         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [5]
 CLMA_58_129/Y3                    td                    0.162       6.129 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.436       6.565         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_70_129/COUT                  td                    0.387       6.952 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.952         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_70_133/Y1                    td                    0.383       7.335 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.150       7.485         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N148
 CLMA_70_132/B1                                                            r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.485         Logic Levels: 6  
                                                                                   Logic: 2.143ns(52.167%), Route: 1.965ns(47.833%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.163    1003.134                          

 Data required time                                               1003.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.134                          
 Data arrival time                                                   7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.649                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_108/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q0                   tco                   0.221       3.598 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.851         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_110_109/Y3                   td                    0.358       4.209 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       0.766       4.975         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.222       5.197 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.197         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9789
 CLMA_62_124/COUT                  td                    0.044       5.241 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.241         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9791
                                   td                    0.044       5.285 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.285         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9793
 CLMA_62_128/COUT                  td                    0.044       5.329 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.329         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9795
                                   td                    0.044       5.373 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.373         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9797
 CLMA_62_132/Y3                    td                    0.365       5.738 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.358       6.096         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_70_132/A1                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.096         Logic Levels: 4  
                                                                                   Logic: 1.342ns(49.356%), Route: 1.377ns(50.644%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.191    1003.106                          

 Data required time                                               1003.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.106                          
 Data arrival time                                                   6.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.010                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_114_108/CLK                                                          r       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/CLK

 CLMA_114_108/Q0                   tco                   0.221       3.598 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.253       3.851         fram_buf/wr_buf_hdmi_in/u_Frame_cnt/flag_y [0]
 CLMA_110_109/Y3                   td                    0.358       4.209 f       fram_buf/wr_buf_hdmi_in/u_Frame_cnt/N45_7/gateop_perm/Z
                                   net (fanout=10)       0.766       4.975         fram_buf/wr_buf_hdmi_in/fifo_wr_en_16i
                                   td                    0.222       5.197 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.197         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9789
 CLMA_62_124/COUT                  td                    0.044       5.241 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.241         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9791
                                   td                    0.044       5.285 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.285         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9793
 CLMA_62_128/COUT                  td                    0.044       5.329 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.329         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9795
                                   td                    0.044       5.373 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.373         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/_N9797
 CLMA_62_132/Y3                    td                    0.365       5.738 f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.255       5.993         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N2 [11]
 CLMA_58_133/A1                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.993         Logic Levels: 4  
                                                                                   Logic: 1.342ns(51.300%), Route: 1.274ns(48.700%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMA_58_133/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Setup time                                             -0.191    1003.106                          

 Data required time                                               1003.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.106                          
 Data arrival time                                                   5.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.113                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_62_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_62_128/Q0                    tco                   0.182       3.356 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.310       3.666         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [4]
 DRM_82_128/ADA0[5]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.666         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.992%), Route: 0.310ns(63.008%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.166       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                   3.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_62_128/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_62_128/Q0                    tco                   0.182       3.356 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.310       3.666         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [4]
 DRM_82_128/ADA1[5]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.666         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.992%), Route: 0.310ns(63.008%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 DRM_82_128/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.166       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                   3.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[11]
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_62_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_62_132/Q2                    tco                   0.183       3.357 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.317       3.674         fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [10]
 DRM_82_128/ADA1[11]                                                       r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[11]

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.600%), Route: 0.317ns(63.400%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 DRM_82_128/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.166       3.359                          

 Data required time                                                  3.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.359                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L2
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_270_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMA_270_216/Q1                   tco                   0.223       6.957 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.352       7.309         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [14]
 CLMA_266_216/Y1                   td                    0.360       7.669 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_38/gateop_perm/Z
                                   net (fanout=1)        0.254       7.923         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/_N90297
 CLMS_262_221/Y3                   td                    0.162       8.085 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_41/gateop_perm/Z
                                   net (fanout=4)        0.150       8.235         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79454
 CLMS_262_221/Y0                   td                    0.162       8.397 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N585_1/gateop_perm/Z
                                   net (fanout=5)        0.416       8.813         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79527
 CLMA_250_209/Y3                   td                    0.360       9.173 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.260       9.433         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N79690
 CLMA_246_204/Y0                   td                    0.150       9.583 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.753      10.336         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_246_236/Y3                   td                    0.222      10.558 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[14]/gateop_perm/Z
                                   net (fanout=1)        0.368      10.926         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [14]
 CLMA_242_224/COUT                 td                    0.268      11.194 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.194         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10041
                                   td                    0.044      11.238 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.238         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10043
 CLMA_242_228/COUT                 td                    0.044      11.282 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.282         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10045
                                   td                    0.044      11.326 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.326         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10047
 CLMA_242_232/COUT                 td                    0.044      11.370 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.370         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10049
                                   td                    0.044      11.414 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.414         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10051
 CLMA_242_236/COUT                 td                    0.044      11.458 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.458         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                   td                    0.044      11.502 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.502         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
 CLMA_242_240/COUT                 td                    0.044      11.546 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.546         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10057
 CLMA_242_244/Y0                   td                    0.206      11.752 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/gateop_perm/Y
                                   net (fanout=1)        0.303      12.055         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
 CLMA_250_236/C2                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.055         Logic Levels: 12 
                                                                                   Logic: 2.465ns(46.326%), Route: 2.856ns(53.674%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 CLMA_250_236/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Setup time                                             -0.301    1006.364                          

 Data required time                                               1006.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.364                          
 Data arrival time                                                  12.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_270_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMA_270_216/Q1                   tco                   0.223       6.957 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.352       7.309         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [14]
 CLMA_266_216/Y1                   td                    0.360       7.669 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_38/gateop_perm/Z
                                   net (fanout=1)        0.254       7.923         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/_N90297
 CLMS_262_221/Y3                   td                    0.162       8.085 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_41/gateop_perm/Z
                                   net (fanout=4)        0.150       8.235         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79454
 CLMS_262_221/Y0                   td                    0.162       8.397 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N585_1/gateop_perm/Z
                                   net (fanout=5)        0.416       8.813         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79527
 CLMA_250_209/Y3                   td                    0.360       9.173 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.260       9.433         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N79690
 CLMA_246_204/Y0                   td                    0.150       9.583 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.753      10.336         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_246_236/Y3                   td                    0.222      10.558 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[14]/gateop_perm/Z
                                   net (fanout=1)        0.368      10.926         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [14]
 CLMA_242_224/COUT                 td                    0.268      11.194 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.194         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10041
                                   td                    0.044      11.238 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.238         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10043
 CLMA_242_228/COUT                 td                    0.044      11.282 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.282         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10045
                                   td                    0.044      11.326 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.326         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10047
 CLMA_242_232/COUT                 td                    0.044      11.370 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.370         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10049
                                   td                    0.044      11.414 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.414         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10051
 CLMA_242_236/COUT                 td                    0.044      11.458 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.458         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10053
                                   td                    0.044      11.502 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.502         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10055
 CLMA_242_240/Y3                   td                    0.387      11.889 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Y1
                                   net (fanout=1)        0.321      12.210         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
 CLMA_250_236/B4                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.210         Logic Levels: 11 
                                                                                   Logic: 2.602ns(47.516%), Route: 2.874ns(52.484%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 CLMA_250_236/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Setup time                                             -0.092    1006.573                          

 Data required time                                               1006.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.573                          
 Data arrival time                                                  12.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.363                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_270_216/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMA_270_216/Q1                   tco                   0.223       6.957 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.352       7.309         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [14]
 CLMA_266_216/Y1                   td                    0.360       7.669 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_38/gateop_perm/Z
                                   net (fanout=1)        0.254       7.923         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/_N90297
 CLMS_262_221/Y3                   td                    0.162       8.085 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/state_fsm[7:0]_41/gateop_perm/Z
                                   net (fanout=4)        0.150       8.235         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79454
 CLMS_262_221/Y0                   td                    0.162       8.397 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N585_1/gateop_perm/Z
                                   net (fanout=5)        0.416       8.813         u_ethernet_1/eth_udp_test/udp_ip_mac_top/_N79527
 CLMA_250_209/Y3                   td                    0.360       9.173 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/ip_tx/N67_11[1]_2/gateop_perm/Z
                                   net (fanout=15)       0.260       9.433         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/_N79690
 CLMA_246_204/Y0                   td                    0.150       9.583 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.753      10.336         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_246_236/Y3                   td                    0.222      10.558 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[14]/gateop_perm/Z
                                   net (fanout=1)        0.368      10.926         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [14]
 CLMA_242_224/COUT                 td                    0.268      11.194 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.194         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10041
                                   td                    0.044      11.238 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.238         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10043
 CLMA_242_228/COUT                 td                    0.044      11.282 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.282         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10045
                                   td                    0.044      11.326 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.326         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10047
 CLMA_242_232/COUT                 td                    0.044      11.370 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.370         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10049
                                   td                    0.044      11.414 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.414         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N10051
 CLMA_242_236/Y3                   td                    0.387      11.801 r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Y1
                                   net (fanout=1)        0.334      12.135         u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [26]
 CLMS_246_233/C4                                                           r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.135         Logic Levels: 10 
                                                                                   Logic: 2.514ns(46.547%), Route: 2.887ns(53.453%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 CLMS_246_233/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Setup time                                             -0.094    1006.571                          

 Data required time                                               1006.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.571                          
 Data arrival time                                                  12.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length[6]/opit_0_inv/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[7]/opit_0_inv_A2Q21/I04
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_210_157/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length[6]/opit_0_inv/CLK

 CLMA_210_157/Q1                   tco                   0.180       5.830 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length[6]/opit_0_inv/Q
                                   net (fanout=6)        0.061       5.891         u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_data_length [6]
 CLMA_210_156/C4                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[7]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   5.891         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_210_156/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.028       5.637                          

 Data required time                                                  5.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.637                          
 Data arrival time                                                   5.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[5]/opit_0_inv/CLK
Endpoint    : u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_cache/arp_cache[5]/opit_0_inv/D
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_230_168/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[5]/opit_0_inv/CLK

 CLMA_230_168/Q0                   tco                   0.179       5.829 f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[5]/opit_0_inv/Q
                                   net (fanout=2)        0.131       5.960         u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [5]
 CLMA_230_169/CD                                                           f       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_cache/arp_cache[5]/opit_0_inv/D

 Data arrival time                                                   5.960         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_230_169/CLK                                                          r       u_ethernet_1/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_cache/arp_cache[5]/opit_0_inv/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                               0.040       5.705                          

 Data required time                                                  5.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.705                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L4
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_110_60/CLK                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_110_60/Q0                    tco                   0.179       5.829 f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.063       5.892         fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [4]
 CLMA_110_61/B4                                                            f       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_110_61/CLK                                                           r       fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.029       5.636                          

 Data required time                                                  5.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.636                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.951       4.407         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK

 CLMA_170_120/Q0                   tco                   0.221       4.628 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/Q
                                   net (fanout=3)        0.393       5.021         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [1]
                                   td                    0.368       5.389 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.389         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8608
 CLMS_166_137/COUT                 td                    0.044       5.433 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.433         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8610
                                   td                    0.044       5.477 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.477         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8612
 CLMS_166_141/COUT                 td                    0.044       5.521 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.521         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8614
                                   td                    0.044       5.565 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.565         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8616
 CLMS_166_145/COUT                 td                    0.044       5.609 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.609         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8618
                                   td                    0.044       5.653 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.653         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8620
 CLMS_166_149/COUT                 td                    0.044       5.697 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.697         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8622
 CLMS_166_153/Y1                   td                    0.366       6.063 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[17]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.390       6.453         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h_next [17]
 CLMA_170_168/Y1                   td                    0.442       6.895 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.266       7.161         _N154            
 CLMA_170_160/Y3                   td                    0.151       7.312 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.506       7.818         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514
 CLMA_174_192/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   7.818         Logic Levels: 7  
                                                                                   Logic: 1.856ns(54.412%), Route: 1.555ns(45.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4390          
 CLMA_182_168/Y0                   td                    0.167      10.510 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.347      10.857         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_174_192/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.292      11.149                          
 clock uncertainty                                      -0.150      10.999                          

 Setup time                                             -0.476      10.523                          

 Data required time                                                 10.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.523                          
 Data arrival time                                                   7.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.705                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.951       4.407         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK

 CLMA_170_120/Q0                   tco                   0.221       4.628 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/Q
                                   net (fanout=3)        0.393       5.021         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [1]
                                   td                    0.368       5.389 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.389         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8608
 CLMS_166_137/COUT                 td                    0.044       5.433 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.433         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8610
                                   td                    0.044       5.477 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.477         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8612
 CLMS_166_141/COUT                 td                    0.044       5.521 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.521         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8614
                                   td                    0.044       5.565 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.565         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8616
 CLMS_166_145/COUT                 td                    0.044       5.609 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.609         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8618
                                   td                    0.044       5.653 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.653         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8620
 CLMS_166_149/COUT                 td                    0.044       5.697 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.697         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/_N8622
 CLMS_166_153/Y1                   td                    0.366       6.063 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h[17]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.390       6.453         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/scale_map_h_next [17]
 CLMA_170_168/Y1                   td                    0.442       6.895 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.266       7.161         _N154            
 CLMA_170_160/Y3                   td                    0.151       7.312 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=7)        0.506       7.818         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N514
 CLMA_174_192/CE                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[11]/opit_0_AQ/CE

 Data arrival time                                                   7.818         Logic Levels: 7  
                                                                                   Logic: 1.856ns(54.412%), Route: 1.555ns(45.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4390          
 CLMA_182_168/Y0                   td                    0.167      10.510 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.347      10.857         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_174_192/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/ram_h_raddr[11]/opit_0_AQ/CLK
 clock pessimism                                         0.292      11.149                          
 clock uncertainty                                      -0.150      10.999                          

 Setup time                                             -0.476      10.523                          

 Data required time                                                 10.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.523                          
 Data arrival time                                                   7.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.705                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.089  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.026
  Launch Clock Delay      :  4.407
  Clock Pessimism Removal :  0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.951       4.407         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_170_120/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/CLK

 CLMA_170_120/Q0                   tco                   0.221       4.628 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg[1]/opit_0/Q
                                   net (fanout=3)        0.255       4.883         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/k_h_reg [1]
                                   td                    0.368       5.251 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.251         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9170
 CLMS_170_117/COUT                 td                    0.044       5.295 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.295         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9172
                                   td                    0.044       5.339 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.339         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9174
 CLMS_170_121/COUT                 td                    0.044       5.383 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.383         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9176
                                   td                    0.044       5.427 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.427         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9178
 CLMS_170_125/COUT                 td                    0.044       5.471 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.471         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9180
                                   td                    0.044       5.515 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.515         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9182
 CLMS_170_129/COUT                 td                    0.044       5.559 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.559         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9184
                                   td                    0.044       5.603 r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.603         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/_N9186
 CLMS_170_133/Y3                   td                    0.365       5.968 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h[19]/opit_0_A2Q21/Y1
                                   net (fanout=1)        0.288       6.256         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/scale_map_h_next [19]
 CLMA_170_148/Y1                   td                    0.440       6.696 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N10.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.270       6.966         _N164            
 CLMA_166_140/Y1                   td                    0.151       7.117 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514_1/gateop_perm/Z
                                   net (fanout=3)        0.794       7.911         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/N514
 CLMS_174_73/CECO                  td                    0.132       8.043 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.043         ntR2066          
 CLMS_174_77/CECO                  td                    0.132       8.175 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.175         ntR2065          
 CLMS_174_81/CECI                                                          f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CE

 Data arrival time                                                   8.175         Logic Levels: 9  
                                                                                   Logic: 2.161ns(57.351%), Route: 1.607ns(42.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4390          
 CLMA_182_168/Y0                   td                    0.167      10.510 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.862      11.372         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_174_81/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_scaler/ram_h_raddr[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.292      11.664                          
 clock uncertainty                                      -0.150      11.514                          

 Setup time                                             -0.576      10.938                          

 Data required time                                                 10.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.938                          
 Data arrival time                                                   8.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.763                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[2]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.711
  Launch Clock Delay      :  4.123
  Clock Pessimism Removal :  -0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       1.996 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001       2.997         ntR4390          
 CLMA_182_168/Y0                   td                    0.167       3.164 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.959       4.123         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_114_89/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_114_89/Q1                    tco                   0.184       4.307 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.454       4.761         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [1]
 DRM_142_68/ADA1[2]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/ADDRA[2]

 Data arrival time                                                   4.761         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.840%), Route: 0.454ns(71.160%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.255       4.711         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_68/CLKA[1]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.292       4.419                          
 clock uncertainty                                       0.000       4.419                          

 Hold time                                               0.144       4.563                          

 Data required time                                                  4.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.563                          
 Data arrival time                                                   4.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.711
  Launch Clock Delay      :  4.123
  Clock Pessimism Removal :  -0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       1.996 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001       2.997         ntR4390          
 CLMA_182_168/Y0                   td                    0.167       3.164 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.959       4.123         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_114_89/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_114_89/Q3                    tco                   0.182       4.305 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.486       4.791         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [3]
 DRM_142_68/ADA0[4]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[4]

 Data arrival time                                                   4.791         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.246%), Route: 0.486ns(72.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.255       4.711         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_142_68/CLKA[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.292       4.419                          
 clock uncertainty                                       0.000       4.419                          

 Hold time                                               0.166       4.585                          

 Data required time                                                  4.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.585                          
 Data arrival time                                                   4.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.904  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.319
  Launch Clock Delay      :  4.123
  Clock Pessimism Removal :  -0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       1.996 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001       2.997         ntR4390          
 CLMA_182_168/Y0                   td                    0.167       3.164 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.959       4.123         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_114_89/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_114_89/Q0                    tco                   0.182       4.305 r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       1.076       5.381         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/wr_addr [0]
 DRM_54_4/ADA1[1]                                                          r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[1]

 Data arrival time                                                   5.381         Logic Levels: 0  
                                                                                   Logic: 0.182ns(14.467%), Route: 1.076ns(85.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.863       5.319         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_54_4/CLKA[1]                                                          r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.292       5.027                          
 clock uncertainty                                       0.000       5.027                          

 Hold time                                               0.144       5.171                          

 Data required time                                                  5.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.171                          
 Data arrival time                                                   5.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.281
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_298_160/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_298_160/Q0                   tco                   0.221       3.431 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.939       4.370         u_CORES/u_jtag_hub/data_ctrl
 CLMS_274_249/C2                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.370         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.052%), Route: 0.939ns(80.948%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.363      27.363         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.363 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918      28.281         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.213                          
 clock uncertainty                                      -0.050      28.163                          

 Setup time                                             -0.286      27.877                          

 Data required time                                                 27.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.877                          
 Data arrival time                                                   4.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.281
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_298_160/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_298_160/Q0                   tco                   0.221       3.431 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.939       4.370         u_CORES/u_jtag_hub/data_ctrl
 CLMS_274_249/D3                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.370         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.052%), Route: 0.939ns(80.948%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.363      27.363         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.363 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918      28.281         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.213                          
 clock uncertainty                                      -0.050      28.163                          

 Setup time                                             -0.267      27.896                          

 Data required time                                                 27.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.896                          
 Data arrival time                                                   4.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.281
  Launch Clock Delay      :  3.210
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_298_160/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_298_160/Q0                   tco                   0.221       3.431 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.080       4.511         u_CORES/u_jtag_hub/data_ctrl
 CLMS_274_249/B4                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.511         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.987%), Route: 1.080ns(83.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.363      27.363         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      27.363 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918      28.281         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.213                          
 clock uncertainty                                      -0.050      28.163                          

 Setup time                                             -0.058      28.105                          

 Data required time                                                 28.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.105                          
 Data arrival time                                                   4.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075       2.075         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.075 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       2.970         ntclkbufg_3      
 CLMS_218_249/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_249/Q1                   tco                   0.180       3.150 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.211         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24]
 CLMA_218_248/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.211         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_218_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.985                          
 clock uncertainty                                       0.000       2.985                          

 Hold time                                              -0.028       2.957                          

 Data required time                                                  2.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.957                          
 Data arrival time                                                   3.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.970
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075       2.075         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.075 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       2.970         ntclkbufg_3      
 CLMA_226_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_226_248/Q0                   tco                   0.179       3.149 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.208         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12]
 CLMA_226_248/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.208         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_226_248/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.971                          
 clock uncertainty                                       0.000       2.971                          

 Hold time                                              -0.029       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.322
  Launch Clock Delay      :  3.080
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075       2.075         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.075 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.005       3.080         ntclkbufg_3      
 CLMA_222_256/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_256/Q1                   tco                   0.180       3.260 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.319         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMA_222_256/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.319         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.037       3.322         ntclkbufg_3      
 CLMA_222_256/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.241       3.081                          
 clock uncertainty                                       0.000       3.081                          

 Hold time                                              -0.028       3.053                          

 Data required time                                                  3.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.053                          
 Data arrival time                                                   3.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146      27.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.071         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.221      28.292 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.275      28.567         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_236/Y1                   td                    0.360      28.927 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.421      29.348         u_CORES/u_debug_core_0/_N2320
 CLMS_274_245/Y2                   td                    0.150      29.498 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       0.431      29.929         u_CORES/u_debug_core_0/_N2339
 CLMA_250_241/Y1                   td                    0.244      30.173 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.067      30.240         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_250_241/Y2                   td                    0.150      30.390 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=2)        0.346      30.736         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_250_241/CECO                 td                    0.132      30.868 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.868         ntR2153          
 CLMA_250_245/CECO                 td                    0.132      31.000 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      31.000         ntR2152          
 CLMA_250_249/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.000         Logic Levels: 6  
                                                                                   Logic: 1.389ns(47.422%), Route: 1.540ns(52.578%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075      52.075         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.075 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      52.970         ntclkbufg_3      
 CLMA_250_249/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.970                          
 clock uncertainty                                      -0.050      52.920                          

 Setup time                                             -0.576      52.344                          

 Data required time                                                 52.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.344                          
 Data arrival time                                                  31.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146      27.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.071         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.221      28.292 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.275      28.567         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_236/Y1                   td                    0.360      28.927 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.421      29.348         u_CORES/u_debug_core_0/_N2320
 CLMS_274_245/Y2                   td                    0.150      29.498 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       0.431      29.929         u_CORES/u_debug_core_0/_N2339
 CLMA_250_241/Y1                   td                    0.244      30.173 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.067      30.240         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_250_241/Y2                   td                    0.150      30.390 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=2)        0.346      30.736         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_250_241/CECO                 td                    0.132      30.868 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.868         ntR2153          
 CLMA_250_245/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.868         Logic Levels: 5  
                                                                                   Logic: 1.257ns(44.941%), Route: 1.540ns(55.059%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075      52.075         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.075 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      52.970         ntclkbufg_3      
 CLMA_250_245/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.970                          
 clock uncertainty                                      -0.050      52.920                          

 Setup time                                             -0.576      52.344                          

 Data required time                                                 52.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.344                          
 Data arrival time                                                  30.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146      27.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.071         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.221      28.292 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.275      28.567         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_236/Y1                   td                    0.360      28.927 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N218_1/gateop_perm/Z
                                   net (fanout=4)        0.421      29.348         u_CORES/u_debug_core_0/_N2320
 CLMS_274_245/Y2                   td                    0.150      29.498 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=17)       0.431      29.929         u_CORES/u_debug_core_0/_N2339
 CLMA_250_241/Y1                   td                    0.244      30.173 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_7/gateop_perm/Z
                                   net (fanout=1)        0.067      30.240         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3098
 CLMA_250_241/Y2                   td                    0.150      30.390 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460_inv/gateop_perm/Z
                                   net (fanout=2)        0.346      30.736         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N460
 CLMA_250_241/CECO                 td                    0.132      30.868 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.868         ntR2153          
 CLMA_250_245/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.868         Logic Levels: 5  
                                                                                   Logic: 1.257ns(44.941%), Route: 1.540ns(55.059%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.075      52.075         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      52.075 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      52.970         ntclkbufg_3      
 CLMA_250_245/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.970                          
 clock uncertainty                                      -0.050      52.920                          

 Setup time                                             -0.576      52.344                          

 Data required time                                                 52.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.344                          
 Data arrival time                                                  30.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982      26.982         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.982 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.877         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_274_233/Q0                   tco                   0.182      28.059 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.068      28.127         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_274_232/A1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.127         Logic Levels: 0  
                                                                                   Logic: 0.182ns(72.800%), Route: 0.068ns(27.200%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_274_232/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.210                          
 clock uncertainty                                       0.050       3.260                          

 Hold time                                              -0.093       3.167                          

 Data required time                                                  3.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.167                          
 Data arrival time                                                  28.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982      26.982         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.982 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.877         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_274_233/Q2                   tco                   0.183      28.060 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.151      28.211         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_274_236/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.211         Logic Levels: 0  
                                                                                   Logic: 0.183ns(54.790%), Route: 0.151ns(45.210%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_274_236/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.210                          
 clock uncertainty                                       0.050       3.260                          

 Hold time                                              -0.011       3.249                          

 Data required time                                                  3.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.249                          
 Data arrival time                                                  28.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.210
  Launch Clock Delay      :  2.877
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982      26.982         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.982 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.877         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_274_233/Y0                   tco                   0.236      28.113 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=7)        0.142      28.255         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_274_236/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.255         Logic Levels: 0  
                                                                                   Logic: 0.236ns(62.434%), Route: 0.142ns(37.566%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.285       2.285         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000       2.285 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.210         ntclkbufg_3      
 CLMA_274_236/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.210                          
 clock uncertainty                                       0.050       3.260                          

 Hold time                                              -0.011       3.249                          

 Data required time                                                  3.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.249                          
 Data arrival time                                                  28.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.499
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.549      77.549         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.549 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.950      78.499         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.221      78.720 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.311      79.031         u_CORES/conf_sel [0]
 CLMS_274_233/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.031         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.541%), Route: 0.311ns(58.459%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982     126.982         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.982 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.877         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.877                          
 clock uncertainty                                      -0.050     127.827                          

 Setup time                                             -0.476     127.351                          

 Data required time                                                127.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.351                          
 Data arrival time                                                  79.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.499
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.549      77.549         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.549 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.950      78.499         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.221      78.720 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.311      79.031         u_CORES/conf_sel [0]
 CLMS_274_233/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.031         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.541%), Route: 0.311ns(58.459%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982     126.982         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.982 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.877         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.877                          
 clock uncertainty                                      -0.050     127.827                          

 Setup time                                             -0.476     127.351                          

 Data required time                                                127.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.351                          
 Data arrival time                                                  79.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.622  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.877
  Launch Clock Delay      :  3.499
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.549      77.549         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000      77.549 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.950      78.499         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.221      78.720 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.311      79.031         u_CORES/conf_sel [0]
 CLMS_274_233/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.031         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.541%), Route: 0.311ns(58.459%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.982     126.982         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.982 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.877         ntclkbufg_11     
 CLMS_274_233/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.877                          
 clock uncertainty                                      -0.050     127.827                          

 Setup time                                             -0.476     127.351                          

 Data required time                                                127.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.351                          
 Data arrival time                                                  79.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.281
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.363     127.363         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.363 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918     128.281         ntclkbufg_3      
 CLMS_274_241/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_241/Q0                   tco                   0.179     128.460 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.154     128.614         u_CORES/id_o [4] 
 CLMS_274_245/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.614         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.754%), Route: 0.154ns(46.246%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146     127.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.071         ntclkbufg_11     
 CLMS_274_245/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.071                          
 clock uncertainty                                       0.050     128.121                          

 Hold time                                               0.040     128.161                          

 Data required time                                                128.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.161                          
 Data arrival time                                                 128.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  3.281
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.363     127.363         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.363 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918     128.281         ntclkbufg_3      
 CLMA_286_237/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_237/Q0                   tco                   0.200     128.481 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.224     128.705         u_CORES/conf_sel [0]
 CLMA_282_252/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.705         Logic Levels: 0  
                                                                                   Logic: 0.200ns(47.170%), Route: 0.224ns(52.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146     127.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037     128.183         ntclkbufg_11     
 CLMA_282_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.183                          
 clock uncertainty                                       0.050     128.233                          

 Hold time                                              -0.011     128.222                          

 Data required time                                                128.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.222                          
 Data arrival time                                                 128.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.071
  Launch Clock Delay      :  3.281
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.363     127.363         u_CORES/drck_o   
 USCM_84_120/CLK_USCM              td                    0.000     127.363 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.918     128.281         ntclkbufg_3      
 CLMS_274_249/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_249/Q2                   tco                   0.200     128.481 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.620         u_CORES/id_o [3] 
 CLMS_274_245/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.620         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.146     127.146         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.146 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.071         ntclkbufg_11     
 CLMS_274_245/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.071                          
 clock uncertainty                                       0.050     128.121                          

 Hold time                                              -0.011     128.110                          

 Data required time                                                128.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.110                          
 Data arrival time                                                 128.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_274_108/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_274_108/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=648)      2.074       5.662         u_DDR3_50H/ddr_rstn
 CLMA_66_144/RSCO                  td                    0.105       5.767 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.767         ntR1189          
 CLMA_66_148/RSCO                  td                    0.105       5.872 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.872         ntR1188          
 CLMA_66_152/RSCO                  td                    0.105       5.977 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.977         ntR1187          
 CLMA_66_156/RSCO                  td                    0.105       6.082 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.082         ntR1186          
 CLMA_66_160/RSCO                  td                    0.105       6.187 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.187         ntR1185          
 CLMA_66_164/RSCO                  td                    0.105       6.292 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.292         ntR1184          
 CLMA_66_168/RSCO                  td                    0.105       6.397 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.397         ntR1183          
 CLMA_66_172/RSCO                  td                    0.105       6.502 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.502         ntR1182          
 CLMA_66_176/RSCO                  td                    0.105       6.607 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.607         ntR1181          
 CLMA_66_180/RSCO                  td                    0.105       6.712 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.712         ntR1180          
 CLMA_66_184/RSCO                  td                    0.105       6.817 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.817         ntR1179          
 CLMA_66_192/RSCO                  td                    0.105       6.922 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.922         ntR1178          
 CLMA_66_196/RSCO                  td                    0.105       7.027 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.027         ntR1177          
 CLMA_66_200/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.027         Logic Levels: 13 
                                                                                   Logic: 1.586ns(43.333%), Route: 2.074ns(56.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_274_108/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_274_108/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=648)      2.074       5.662         u_DDR3_50H/ddr_rstn
 CLMA_66_144/RSCO                  td                    0.105       5.767 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.767         ntR1189          
 CLMA_66_148/RSCO                  td                    0.105       5.872 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.872         ntR1188          
 CLMA_66_152/RSCO                  td                    0.105       5.977 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.977         ntR1187          
 CLMA_66_156/RSCO                  td                    0.105       6.082 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.082         ntR1186          
 CLMA_66_160/RSCO                  td                    0.105       6.187 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.187         ntR1185          
 CLMA_66_164/RSCO                  td                    0.105       6.292 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.292         ntR1184          
 CLMA_66_168/RSCO                  td                    0.105       6.397 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.397         ntR1183          
 CLMA_66_172/RSCO                  td                    0.105       6.502 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.502         ntR1182          
 CLMA_66_176/RSCO                  td                    0.105       6.607 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.607         ntR1181          
 CLMA_66_180/RSCO                  td                    0.105       6.712 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.712         ntR1180          
 CLMA_66_184/RSCO                  td                    0.105       6.817 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.817         ntR1179          
 CLMA_66_192/RSCO                  td                    0.105       6.922 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.922         ntR1178          
 CLMA_66_196/RSCO                  td                    0.105       7.027 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.027         ntR1177          
 CLMA_66_200/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.027         Logic Levels: 13 
                                                                                   Logic: 1.586ns(43.333%), Route: 2.074ns(56.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_274_108/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_274_108/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=648)      2.074       5.662         u_DDR3_50H/ddr_rstn
 CLMA_66_144/RSCO                  td                    0.105       5.767 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.767         ntR1189          
 CLMA_66_148/RSCO                  td                    0.105       5.872 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.872         ntR1188          
 CLMA_66_152/RSCO                  td                    0.105       5.977 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.977         ntR1187          
 CLMA_66_156/RSCO                  td                    0.105       6.082 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       6.082         ntR1186          
 CLMA_66_160/RSCO                  td                    0.105       6.187 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[19]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.187         ntR1185          
 CLMA_66_164/RSCO                  td                    0.105       6.292 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.292         ntR1184          
 CLMA_66_168/RSCO                  td                    0.105       6.397 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.397         ntR1183          
 CLMA_66_172/RSCO                  td                    0.105       6.502 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.502         ntR1182          
 CLMA_66_176/RSCO                  td                    0.105       6.607 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_last/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.607         ntR1181          
 CLMA_66_180/RSCO                  td                    0.105       6.712 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.712         ntR1180          
 CLMA_66_184/RSCO                  td                    0.105       6.817 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.817         ntR1179          
 CLMA_66_192/RSCO                  td                    0.105       6.922 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.922         ntR1178          
 CLMA_66_196/RSCO                  td                    0.105       7.027 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.027         ntR1177          
 CLMA_66_200/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.027         Logic Levels: 13 
                                                                                   Logic: 1.586ns(43.333%), Route: 2.074ns(56.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_66_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                           0.000      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                   7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_74_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_201/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.270       3.617         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_66_204/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.265%), Route: 0.270ns(59.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_74_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_201/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.270       3.617         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_66_204/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.265%), Route: 0.270ns(59.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMS_74_201/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_201/Q0                    tco                   0.182       3.347 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.270       3.617         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_66_204/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.265%), Route: 0.270ns(59.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=149)      0.697       7.654         ddr_init_done    
 CLMA_174_172/Y3                   td                    0.360       8.014 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.423       8.437         fram_buf/u_processor_inst/N139
 CLMS_150_177/Y0                   td                    0.226       8.663 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=30)       1.529      10.192         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_118_96/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/RS

 Data arrival time                                                  10.192         Logic Levels: 2  
                                                                                   Logic: 0.807ns(23.351%), Route: 2.649ns(76.649%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895      16.387         ntclkbufg_0      
 CLMA_118_96/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=149)      0.697       7.654         ddr_init_done    
 CLMA_174_172/Y3                   td                    0.360       8.014 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.423       8.437         fram_buf/u_processor_inst/N139
 CLMS_150_177/Y0                   td                    0.226       8.663 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=30)       1.529      10.192         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_118_96/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                  10.192         Logic Levels: 2  
                                                                                   Logic: 0.807ns(23.351%), Route: 2.649ns(76.649%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895      16.387         ntclkbufg_0      
 CLMA_118_96/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_130_184/Q0                   tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=149)      0.697       7.654         ddr_init_done    
 CLMA_174_172/Y3                   td                    0.360       8.014 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/ddr_rstn_1d/opit_0_L5Q_perm/Z
                                   net (fanout=19)       0.423       8.437         fram_buf/u_processor_inst/N139
 CLMS_150_177/Y0                   td                    0.226       8.663 f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/N10/gateop_perm/Z
                                   net (fanout=30)       1.529      10.192         fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/rd_rst
 CLMA_118_96/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                  10.192         Logic Levels: 2  
                                                                                   Logic: 0.807ns(23.351%), Route: 2.649ns(76.649%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895      16.387         ntclkbufg_0      
 CLMA_118_96/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                  10.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895       6.387         ntclkbufg_0      
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_204/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=959)      0.281       6.850         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RSCO                  td                    0.092       6.942 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.942         ntR1650          
 CLMA_74_216/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.942         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.369%), Route: 0.281ns(50.631%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_adj_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895       6.387         ntclkbufg_0      
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_204/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=959)      0.281       6.850         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RSCO                  td                    0.092       6.942 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.942         ntR1650          
 CLMA_74_216/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.942         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.369%), Route: 0.281ns(50.631%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.895       6.387         ntclkbufg_0      
 CLMA_70_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_204/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=959)      0.281       6.850         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_62_209/RSCO                  td                    0.092       6.942 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.942         ntR692           
 CLMS_62_213/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.942         Logic Levels: 1  
                                                                                   Logic: 0.274ns(49.369%), Route: 0.281ns(50.631%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     0.925       6.736         ntclkbufg_0      
 CLMS_62_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.454
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_70_125/Q2                    tco                   0.223       3.923 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.171       4.094         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMA_74_124/Y3                    td                    0.358       4.452 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.985       5.437         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_66_61/RS                                                             f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.581ns(33.448%), Route: 1.156ns(66.552%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.920      27.254         ntclkbufg_5      
 CLMS_66_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.506                          
 clock uncertainty                                      -0.250      27.256                          

 Recovery time                                          -0.476      26.780                          

 Data required time                                                 26.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.780                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.343                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.454
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_70_125/Q2                    tco                   0.223       3.923 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.171       4.094         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMA_74_124/Y3                    td                    0.358       4.452 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.985       5.437         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_66_61/RS                                                             f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.581ns(33.448%), Route: 1.156ns(66.552%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.920      27.254         ntclkbufg_5      
 CLMS_66_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.506                          
 clock uncertainty                                      -0.250      27.256                          

 Recovery time                                          -0.476      26.780                          

 Data required time                                                 26.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.780                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.343                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.454
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/CLK

 CLMS_70_125/Q2                    tco                   0.223       3.923 f       fram_buf/wr_buf_cmos1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=2)        0.171       4.094         fram_buf/wr_buf_cmos1/ddr_rstn_2d
 CLMA_74_124/Y3                    td                    0.358       4.452 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.985       5.437         fram_buf/wr_buf_cmos1/wr_rst
 CLMS_66_61/RS                                                             f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.581ns(33.448%), Route: 1.156ns(66.552%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N132            
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.920      27.254         ntclkbufg_5      
 CLMS_66_61/CLK                                                            r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.506                          
 clock uncertainty                                      -0.250      27.256                          

 Recovery time                                          -0.476      26.780                          

 Data required time                                                 26.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.780                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.343                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       3.429         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_125/Q0                    tco                   0.182       3.611 r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.140       3.751         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMA_74_124/Y3                    td                    0.130       3.881 r       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.292       4.173         fram_buf/wr_buf_cmos1/wr_rst
 DRM_82_108/RSTA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.173         Logic Levels: 1  
                                                                                   Logic: 0.312ns(41.935%), Route: 0.432ns(58.065%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 DRM_82_108/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.056       3.592                          

 Data required time                                                  3.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.592                          
 Data arrival time                                                   4.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       3.429         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_125/Q0                    tco                   0.182       3.611 r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.140       3.751         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMA_74_124/Y3                    td                    0.130       3.881 r       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.327       4.208         fram_buf/wr_buf_cmos1/wr_rst
 DRM_54_108/RSTA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.208         Logic Levels: 1  
                                                                                   Logic: 0.312ns(40.051%), Route: 0.467ns(59.949%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 DRM_54_108/CLKA[1]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.056       3.592                          

 Data required time                                                  3.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.592                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.616                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N132            
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       3.429         ntclkbufg_5      
 CLMS_70_125/CLK                                                           r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/CLK

 CLMS_70_125/Q0                    tco                   0.182       3.611 r       fram_buf/wr_buf_cmos1/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.140       3.751         fram_buf/wr_buf_cmos1/wr_fsync_1d
 CLMA_74_124/Y3                    td                    0.126       3.877 f       fram_buf/wr_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=22)       0.416       4.293         fram_buf/wr_buf_cmos1/wr_rst
 DRM_82_108/RSTA[0]                                                        f       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.293         Logic Levels: 1  
                                                                                   Logic: 0.308ns(35.648%), Route: 0.556ns(64.352%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N132            
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_clk_i      
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       3.700         ntclkbufg_5      
 DRM_82_108/CLKA[0]                                                        r       fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.038       3.610                          

 Data required time                                                  3.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.610                          
 Data arrival time                                                   4.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.613
  Launch Clock Delay      :  7.256
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.224       7.480 r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.073       7.553         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.244       7.797 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.495       9.292         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_4/RSTA[1]                                                          f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.292         Logic Levels: 1  
                                                                                   Logic: 0.468ns(22.986%), Route: 1.568ns(77.014%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351      28.023         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.223 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.223         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.223 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.506         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.506 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.907      30.413         ntclkbufg_4      
 DRM_26_4/CLKA[1]                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.636      31.049                          
 clock uncertainty                                      -0.250      30.799                          

 Recovery time                                          -0.088      30.711                          

 Data required time                                                 30.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.711                          
 Data arrival time                                                   9.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.419                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.613
  Launch Clock Delay      :  7.256
  Clock Pessimism Removal :  0.636

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.224       7.480 r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.073       7.553         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.244       7.797 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.376       9.173         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_4/RSTA[0]                                                          f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.173         Logic Levels: 1  
                                                                                   Logic: 0.468ns(24.413%), Route: 1.449ns(75.587%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351      28.023         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.223 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.223         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.223 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.506         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.506 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.907      30.413         ntclkbufg_4      
 DRM_26_4/CLKA[0]                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.636      31.049                          
 clock uncertainty                                      -0.250      30.799                          

 Recovery time                                          -0.088      30.711                          

 Data required time                                                 30.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.711                          
 Data arrival time                                                   9.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.538                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : cmos2_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.601
  Launch Clock Delay      :  7.256
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.224       7.480 r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.073       7.553         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.244       7.797 f       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       1.352       9.149         fram_buf/wr_buf_cmos2/wr_rst
 DRM_26_192/RSTA[0]                                                        f       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.149         Logic Levels: 1  
                                                                                   Logic: 0.468ns(24.723%), Route: 1.425ns(75.277%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351      28.023         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.223 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.223         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.223 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.506         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000      29.506 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895      30.401         ntclkbufg_4      
 DRM_26_192/CLKA[0]                                                        r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.625      31.026                          
 clock uncertainty                                      -0.250      30.776                          

 Recovery time                                          -0.088      30.688                          

 Data required time                                                 30.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.688                          
 Data arrival time                                                   9.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.539                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.256
  Launch Clock Delay      :  6.601
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351       4.223         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.423 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.423         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.423 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.706         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.706 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.601         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.180       6.781 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.840         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.177       7.017 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.396       7.413         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_90_136/RSCO                  td                    0.085       7.498 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.498         ntR674           
 CLMA_90_140/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   7.498         Logic Levels: 2  
                                                                                   Logic: 0.442ns(49.275%), Route: 0.455ns(50.725%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_90_140/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.625       6.631                          
 clock uncertainty                                       0.200       6.831                          

 Removal time                                            0.000       6.831                          

 Data required time                                                  6.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.831                          
 Data arrival time                                                   7.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.667                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.256
  Launch Clock Delay      :  6.601
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351       4.223         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.423 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.423         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.423 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.706         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.706 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.601         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.180       6.781 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.840         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.177       7.017 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.396       7.413         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_90_136/RSCO                  td                    0.085       7.498 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.498         ntR674           
 CLMA_90_140/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS

 Data arrival time                                                   7.498         Logic Levels: 2  
                                                                                   Logic: 0.442ns(49.275%), Route: 0.455ns(50.725%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_90_140/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.625       6.631                          
 clock uncertainty                                       0.200       6.831                          

 Removal time                                            0.000       6.831                          

 Data required time                                                  6.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.831                          
 Data arrival time                                                   7.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.667                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : cmos2_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.256
  Launch Clock Delay      :  6.601
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.351       4.223         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.423 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.423         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.423 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.706         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       5.706 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.895       6.601         ntclkbufg_4      
 CLMA_98_104/CLK                                                           r       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/CLK

 CLMA_98_104/Q2                    tco                   0.180       6.781 f       fram_buf/wr_buf_cmos2/wr_fsync_1d/opit_0/Q
                                   net (fanout=2)        0.059       6.840         fram_buf/wr_buf_cmos2/wr_fsync_1d
 CLMA_98_104/Y1                    td                    0.177       7.017 r       fram_buf/wr_buf_cmos2/N3/gateop_perm/Z
                                   net (fanout=30)       0.396       7.413         fram_buf/wr_buf_cmos2/wr_rst
 CLMA_90_136/RSCO                  td                    0.085       7.498 r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.498         ntR674           
 CLMA_90_140/RSCI                                                          r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                   7.498         Logic Levels: 2  
                                                                                   Logic: 0.442ns(49.275%), Route: 0.455ns(50.725%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.729       4.757         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.025 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.025         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.025 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.331         cmos2_clk_i      
 USCM_84_119/CLK_USCM              td                    0.000       6.331 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=116)      0.925       7.256         ntclkbufg_4      
 CLMA_90_140/CLK                                                           r       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.625       6.631                          
 clock uncertainty                                       0.200       6.831                          

 Removal time                                            0.000       6.831                          

 Data required time                                                  6.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.831                          
 Data arrival time                                                   7.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.925       3.093         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.223       3.316 f       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.026       4.342         vs_720p          
 CLMS_190_237/Y2                   td                    0.264       4.606 f       fram_buf/rd_buf/N1/gateop_perm/Z
                                   net (fanout=77)       1.946       6.552         fram_buf/rd_buf/rd_rst
 DRM_82_356/RSTB[0]                                                        f       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.552         Logic Levels: 1  
                                                                                   Logic: 0.487ns(14.079%), Route: 2.972ns(85.921%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     1.005      17.810         ntclkbufg_1      
 DRM_82_356/CLKB[0]                                                        r       fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.064      17.773                          

 Data required time                                                 17.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.773                          
 Data arrival time                                                   6.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.221                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.794  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.850
  Clock Pessimism Removal :  0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.373       3.850         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.220       4.070 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.617       4.687         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.151       4.838 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      0.987       5.825         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_174_88/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.825         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.785%), Route: 1.604ns(81.215%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_174_88/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.170      17.870                          
 clock uncertainty                                      -0.150      17.720                          

 Recovery time                                          -0.476      17.244                          

 Data required time                                                 17.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.244                          
 Data arrival time                                                   5.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.419                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.794  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.850
  Clock Pessimism Removal :  0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.373       3.850         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.220       4.070 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.617       4.687         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.151       4.838 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      0.987       5.825         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_174_88/RS                                                            f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.825         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.785%), Route: 1.604ns(81.215%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000      16.805 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895      17.700         ntclkbufg_1      
 CLMA_174_88/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.170      17.870                          
 clock uncertainty                                      -0.150      17.720                          

 Recovery time                                          -0.476      17.244                          

 Data required time                                                 17.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.244                          
 Data arrival time                                                   5.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.796  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895       2.886         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.184       3.070 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.093       4.163         vs_720p          
 CLMS_118_77/RS                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0/RS

 Data arrival time                                                   4.163         Logic Levels: 0  
                                                                                   Logic: 0.184ns(14.409%), Route: 1.093ns(85.591%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.375       4.852         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_118_77/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0/CLK
 clock pessimism                                        -0.170       4.682                          
 clock uncertainty                                       0.000       4.682                          

 Removal time                                           -0.187       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   4.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.796  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895       2.886         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.184       3.070 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.093       4.163         vs_720p          
 CLMA_118_76/RS                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   4.163         Logic Levels: 0  
                                                                                   Logic: 0.184ns(14.409%), Route: 1.093ns(85.591%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.375       4.852         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_118_76/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.170       4.682                          
 clock uncertainty                                       0.000       4.682                          

 Removal time                                           -0.187       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   4.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_11/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.796  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         clk_720p         
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1563)     0.895       2.886         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       u_color_bar_11/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_181/Q1                   tco                   0.184       3.070 r       u_color_bar_11/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=117)      1.093       4.163         vs_720p          
 CLMA_118_76/RS                                                            r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   4.163         Logic Levels: 0  
                                                                                   Logic: 0.184ns(14.409%), Route: 1.093ns(85.591%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         clk_720p         
 USCM_84_154/CLK_USCM              td                    0.000       2.168 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.063       3.231         ntR4389          
 CLMA_182_168/Y0                   td                    0.246       3.477 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.375       4.852         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_118_76/CLK                                                           r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_2/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.170       4.682                          
 clock uncertainty                                       0.000       4.682                          

 Removal time                                           -0.187       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   4.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.332                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMS_274_117/CLK                                                          r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMS_274_117/Q2                   tco                   0.223       3.312 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.169       3.481         rstn_1ms[11]     
 CLMA_274_112/Y3                   td                    0.358       3.839 f       N149_10/gateop_perm/Z
                                   net (fanout=2)        0.347       4.186         _N86607          
 CLMA_274_112/Y0                   td                    0.380       4.566 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.244       4.810         ms72xx_ctl/N0    
 CLMA_274_108/RSCO                 td                    0.113       4.923 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       4.923         ntR803           
 CLMA_274_112/RSCI                                                         f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.923         Logic Levels: 3  
                                                                                   Logic: 1.074ns(58.561%), Route: 0.760ns(41.439%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895     102.882         ntclkbufg_2      
 CLMA_274_112/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                           0.000     102.924                          

 Data required time                                                102.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.924                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.001                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.895       2.882         ntclkbufg_2      
 CLMS_274_105/CLK                                                          r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.217       3.281         rstn_1ms[0]      
 CLMA_274_112/Y0                   td                    0.184       3.465 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=3)        0.195       3.660         ms72xx_ctl/N0    
 CLMA_274_108/RSCO                 td                    0.085       3.745 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/RSOUT
                                   net (fanout=1)        0.000       3.745         ntR803           
 CLMA_274_112/RSCI                                                         r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.745         Logic Levels: 2  
                                                                                   Logic: 0.451ns(52.260%), Route: 0.412ns(47.740%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=236)      0.925       3.089         ntclkbufg_2      
 CLMA_274_112/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                            0.000       2.897                          

 Data required time                                                  2.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.897                          
 Data arrival time                                                   3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.848                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.223       3.600 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.151       3.751         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/Y1                    td                    0.244       3.995 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.522       5.517         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_26_148/RSTA[1]                                                        f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   5.517         Logic Levels: 1  
                                                                                   Logic: 0.467ns(21.822%), Route: 1.673ns(78.178%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 DRM_26_148/CLKA[1]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.088    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.692                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.223       3.600 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.151       3.751         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/Y1                    td                    0.244       3.995 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.037       5.032         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMS_66_137/RS                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.032         Logic Levels: 1  
                                                                                   Logic: 0.467ns(28.218%), Route: 1.188ns(71.782%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMS_66_137/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.476    1002.821                          

 Data required time                                               1002.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.821                          
 Data arrival time                                                   5.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.789                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : video_top|pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/CLK

 CLMA_110_97/Q1                    tco                   0.223       3.600 f       fram_buf/wr_buf_hdmi_in/ddr_rstn_2d/opit_0/Q
                                   net (fanout=4)        0.151       3.751         fram_buf/wr_buf_hdmi_in/ddr_rstn_2d
 CLMA_110_97/Y1                    td                    0.244       3.995 f       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       1.037       5.032         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMS_66_137/RS                                                            f       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   5.032         Logic Levels: 1  
                                                                                   Logic: 0.467ns(28.218%), Route: 1.188ns(71.782%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000    1002.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895    1003.174         ntclkbufg_6      
 CLMS_66_137/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.173    1003.347                          
 clock uncertainty                                      -0.050    1003.297                          

 Recovery time                                          -0.476    1002.821                          

 Data required time                                               1002.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.821                          
 Data arrival time                                                   5.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.789                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_110_97/Q0                    tco                   0.179       3.353 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.061       3.414         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_110_97/Y1                    td                    0.131       3.545 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       0.651       4.196         fram_buf/wr_buf_hdmi_in/wr_rst
 DRM_82_128/RSTA[0]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   4.196         Logic Levels: 1  
                                                                                   Logic: 0.310ns(30.333%), Route: 0.712ns(69.667%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 DRM_82_128/CLKA[0]                                                        r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.173       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Removal time                                           -0.060       3.144                          

 Data required time                                                  3.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.144                          
 Data arrival time                                                   4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_110_97/Q0                    tco                   0.179       3.353 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.061       3.414         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_110_97/Y1                    td                    0.131       3.545 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       0.638       4.183         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMA_58_129/RSCO                  td                    0.085       4.268 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.268         ntR760           
 CLMA_58_133/RSCI                                                          r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.268         Logic Levels: 2  
                                                                                   Logic: 0.395ns(36.106%), Route: 0.699ns(63.894%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_58_133/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Removal time                                            0.000       3.204                          

 Data required time                                                  3.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.204                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.064                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK
Endpoint    : fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : video_top|pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.174         ntclkbufg_6      
 CLMA_110_97/CLK                                                           r       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/CLK

 CLMA_110_97/Q0                    tco                   0.179       3.353 f       fram_buf/wr_buf_hdmi_in/wr_fsync_1d/opit_0/Q
                                   net (fanout=4)        0.061       3.414         fram_buf/wr_buf_hdmi_in/wr_fsync_1d
 CLMA_110_97/Y1                    td                    0.131       3.545 r       fram_buf/wr_buf_hdmi_in/N3/gateop_perm/Z
                                   net (fanout=30)       0.691       4.236         fram_buf/wr_buf_hdmi_in/wr_rst
 CLMA_70_128/RSCO                  td                    0.085       4.321 r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.321         ntR700           
 CLMA_70_132/RSCI                                                          r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.321         Logic Levels: 2  
                                                                                   Logic: 0.395ns(34.438%), Route: 0.752ns(65.562%)
----------------------------------------------------------------------------------------------------

 Clock video_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_112/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.377         ntclkbufg_6      
 CLMA_70_132/CLK                                                           r       fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.173       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Removal time                                            0.000       3.204                          

 Data required time                                                  3.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.204                          
 Data arrival time                                                   4.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.117                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_214_104/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_104/Q0                   tco                   0.221       6.955 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       1.064       8.019         udp_vs           
 CLMS_122_85/Y1                    td                    0.224       8.243 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=29)       1.595       9.838         fram_buf/wr_buf_udp_in/wr_rst
 DRM_54_168/RSTA[0]                                                        f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.838         Logic Levels: 1  
                                                                                   Logic: 0.445ns(14.336%), Route: 2.659ns(85.664%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 DRM_54_168/CLKA[0]                                                        r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Recovery time                                          -0.088    1006.566                          

 Data required time                                               1006.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.566                          
 Data arrival time                                                   9.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.728                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_214_104/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_104/Q0                   tco                   0.221       6.955 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       1.064       8.019         udp_vs           
 CLMS_122_85/Y1                    td                    0.224       8.243 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=29)       1.397       9.640         fram_buf/wr_buf_udp_in/wr_rst
 DRM_54_168/RSTA[1]                                                        f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.640         Logic Levels: 1  
                                                                                   Logic: 0.445ns(15.313%), Route: 2.461ns(84.687%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895    1005.650         udp_clk          
 DRM_54_168/CLKA[1]                                                        r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Recovery time                                          -0.088    1006.566                          

 Data required time                                               1006.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.566                          
 Data arrival time                                                   9.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.926                          
====================================================================================================

====================================================================================================

Startpoint  : udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : video_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.692
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 CLMA_214_104/CLK                                                          r       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_104/Q0                   tco                   0.221       6.955 f       udp_databus_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=50)       1.064       8.019         udp_vs           
 CLMS_122_85/Y1                    td                    0.224       8.243 f       fram_buf/wr_buf_udp_in/N3/gateop_perm/Z
                                   net (fanout=29)       1.393       9.636         fram_buf/wr_buf_udp_in/wr_rst
 DRM_82_4/RSTA[1]                                                          f       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   9.636         Logic Levels: 1  
                                                                                   Logic: 0.445ns(15.334%), Route: 2.457ns(84.666%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1001.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1004.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.937    1005.692         udp_clk          
 DRM_82_4/CLKA[1]                                                          r       fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         1.054    1006.746                          
 clock uncertainty                                      -0.050    1006.696                          

 Recovery time                                          -0.088    1006.608                          

 Data required time                                               1006.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.608                          
 Data arrival time                                                   9.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.972                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_214_92/CLK                                                           r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_92/Q1                    tco                   0.184       5.834 r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.377       6.211         udp_char_vs      
 DRM_234_68/RSTA[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.211         Logic Levels: 0  
                                                                                   Logic: 0.184ns(32.799%), Route: 0.377ns(67.201%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 DRM_234_68/CLKA[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                           -0.060       5.609                          

 Data required time                                                  5.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.609                          
 Data arrival time                                                   6.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.602                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_214_92/CLK                                                           r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_92/Q1                    tco                   0.184       5.834 r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.453       6.287         udp_char_vs      
 DRM_234_68/RSTB[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.287         Logic Levels: 0  
                                                                                   Logic: 0.184ns(28.885%), Route: 0.453ns(71.115%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 DRM_234_68/CLKB[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                           -0.063       5.606                          

 Data required time                                                  5.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.606                          
 Data arrival time                                                   6.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.681                          
====================================================================================================

====================================================================================================

Startpoint  : udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : video_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       4.755 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.895       5.650         udp_clk          
 CLMA_214_92/CLK                                                           r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/CLK

 CLMA_214_92/Q1                    tco                   0.184       5.834 r       udp_char_inst/udp_vs/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.506       6.340         udp_char_vs      
 DRM_178_68/RSTA[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.340         Logic Levels: 0  
                                                                                   Logic: 0.184ns(26.667%), Route: 0.506ns(73.333%)
----------------------------------------------------------------------------------------------------

 Clock video_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N134            
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       u_ethernet_1/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         u_ethernet_1/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       5.809 r       u_ethernet_1/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2037)     0.925       6.734         udp_clk          
 DRM_178_68/CLKA[0]                                                        r       udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                           -0.060       5.609                          

 Data required time                                                  5.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.609                          
 Data arrival time                                                   6.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.731                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  3.829
  Clock Pessimism Removal :  0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.373       3.829         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.220       4.049 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.617       4.666         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.151       4.817 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      0.787       5.604         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_190_169/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/RS

 Data arrival time                                                   5.604         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.901%), Route: 1.404ns(79.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4390          
 CLMA_182_168/Y0                   td                    0.167      10.510 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.231      10.741         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_190_169/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.292      11.033                          
 clock uncertainty                                      -0.150      10.883                          

 Recovery time                                          -0.476      10.407                          

 Data required time                                                 10.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.407                          
 Data arrival time                                                   5.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.803                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.395
  Launch Clock Delay      :  3.829
  Clock Pessimism Removal :  0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.373       3.829         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.220       4.049 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.617       4.666         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.151       4.817 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      0.787       5.604         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMS_190_169/RS                                                           f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                   5.604         Logic Levels: 1  
                                                                                   Logic: 0.371ns(20.901%), Route: 1.404ns(79.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4390          
 CLMA_182_168/Y0                   td                    0.167      10.510 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.231      10.741         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMS_190_169/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.292      11.033                          
 clock uncertainty                                      -0.150      10.883                          

 Recovery time                                          -0.476      10.407                          

 Data required time                                                 10.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.407                          
 Data arrival time                                                   5.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.803                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.694
  Launch Clock Delay      :  3.829
  Clock Pessimism Removal :  0.292

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.373       3.829         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_148/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_182_148/Q3                   tco                   0.220       4.049 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.617       4.666         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/frame_flag
 CLMA_202_124/Y1                   td                    0.151       4.817 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/N478_1/gateop_perm/Z
                                   net (fanout=133)      0.867       5.684         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/N20
 CLMA_182_80/RSCO                  td                    0.113       5.797 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.797         ntR271           
 CLMA_182_84/RSCO                  td                    0.113       5.910 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.910         ntR270           
 CLMA_182_88/RSCO                  td                    0.113       6.023 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.023         ntR269           
 CLMA_182_92/RSCO                  td                    0.113       6.136 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.136         ntR268           
 CLMA_182_96/RSCO                  td                    0.113       6.249 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       6.249         ntR267           
 CLMA_182_100/RSCO                 td                    0.113       6.362 f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.362         ntR266           
 CLMA_182_104/RSCI                                                         f       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.362         Logic Levels: 7  
                                                                                   Logic: 1.049ns(41.413%), Route: 1.484ns(58.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         7.346       7.346 r                        
 P20                                                     0.000       7.346 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.420         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.155 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.155         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.193 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.656         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       8.739 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       9.342         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       9.342 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.001      10.343         ntR4390          
 CLMA_182_168/Y0                   td                    0.167      10.510 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.530      11.040         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 CLMA_182_104/CLK                                                          r       fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.292      11.332                          
 clock uncertainty                                      -0.150      11.182                          

 Recovery time                                           0.000      11.182                          

 Data required time                                                 11.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.182                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       1.996 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       0.895       2.891         ntclkbufg_9      
 CLMS_162_169/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_169/Q0                   tco                   0.182       3.073 r       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.224       3.297         vs_1080p         
 CLMS_170_169/Y1                   td                    0.159       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=60)       1.728       5.184         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_26_232/RSTB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.184         Logic Levels: 1  
                                                                                   Logic: 0.341ns(14.871%), Route: 1.952ns(85.129%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.719       5.175         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_26_232/CLKB[0]                                                        r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.170       5.005                          
 clock uncertainty                                       0.000       5.005                          

 Removal time                                           -0.063       4.942                          

 Data required time                                                  4.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.942                          
 Data arrival time                                                   5.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       1.996 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       0.895       2.891         ntclkbufg_9      
 CLMS_162_169/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_169/Q0                   tco                   0.182       3.073 r       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.224       3.297         vs_1080p         
 CLMS_170_169/Y1                   td                    0.159       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=60)       0.976       4.432         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_178_272/RSTB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.432         Logic Levels: 1  
                                                                                   Logic: 0.341ns(22.128%), Route: 1.200ns(77.872%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     0.946       4.402         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_178_272/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.170       4.232                          
 clock uncertainty                                       0.000       4.232                          

 Removal time                                           -0.063       4.169                          

 Data required time                                                  4.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.169                          
 Data arrival time                                                   4.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_12/vs_reg_d0/opit_0_inv/CLK
Endpoint    : fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.503
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.170

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N133            
 PLL_158_75/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.603       1.996         clk_1080p        
 USCM_84_114/CLK_USCM              td                    0.000       1.996 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=21)       0.895       2.891         ntclkbufg_9      
 CLMS_162_169/CLK                                                          r       u_color_bar_12/vs_reg_d0/opit_0_inv/CLK

 CLMS_162_169/Q0                   tco                   0.182       3.073 r       u_color_bar_12/vs_reg_d0/opit_0_inv/Q
                                   net (fanout=3)        0.224       3.297         vs_1080p         
 CLMS_170_169/Y1                   td                    0.159       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N3/gateop_perm/Z
                                   net (fanout=60)       1.082       4.538         fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/rd_rst
 DRM_178_292/RSTB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.538         Logic Levels: 1  
                                                                                   Logic: 0.341ns(20.704%), Route: 1.306ns(79.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N133            
 PLL_158_75/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=2)        0.614       2.173         clk_1080p        
 USCM_84_153/CLK_USCM              td                    0.000       2.173 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.063       3.236         ntR4390          
 CLMA_182_168/Y0                   td                    0.220       3.456 r       fram_buf/u_processor_inst/u_scale_ctr/N15/gateop_perm/Z
                                   net (fanout=1523)     1.047       4.503         fram_buf/u_processor_inst/u_scale_ctr/img_clk
 DRM_178_292/CLKB[0]                                                       r       fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.170       4.333                          
 clock uncertainty                                       0.000       4.333                          

 Removal time                                           -0.063       4.270                          

 Data required time                                                  4.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.270                          
 Data arrival time                                                   4.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : g_out[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.037       6.848         ntclkbufg_0      
 CLMA_174_252/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q0                   tco                   0.221       7.069 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.172       8.241         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_240/P[8]                  td                    1.984      10.225 f       fram_buf/u_processor_inst/brightness_contrast_inst/N64/gopapm/P[8]
                                   net (fanout=1)        0.784      11.009         fram_buf/u_processor_inst/brightness_contrast_inst/N174 [8]
                                   td                    0.368      11.377 f       fram_buf/u_processor_inst/brightness_contrast_inst/N71_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.377         fram_buf/u_processor_inst/brightness_contrast_inst/_N8344
 CLMA_150_252/Y3                   td                    0.387      11.764 r       fram_buf/u_processor_inst/brightness_contrast_inst/N71_4/gateop_A2/Y1
                                   net (fanout=2)        0.363      12.127         fram_buf/u_processor_inst/brightness_contrast_inst/N162 [4]
 CLMA_162_256/Y2                   td                    0.381      12.508 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.297      12.805         fram_buf/u_processor_inst/brightness_contrast_inst/_N90169
 CLMA_150_260/Y3                   td                    0.358      13.163 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.283      13.446         fram_buf/u_processor_inst/brightness_contrast_inst/_N1027
 CLMA_150_248/Y0                   td                    0.150      13.596 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux10_4/gateop_perm/Z
                                   net (fanout=6)        0.382      13.978         fram_buf/u_processor_inst/_N1033
 CLMA_154_256/Y3                   td                    0.360      14.338 f       fram_buf/u_processor_inst/vout_data_93[5]/gateop_perm/Z
                                   net (fanout=1)        1.085      15.423         fram_buf/u_processor_inst/_N16094
 CLMA_246_256/Y6AB                 td                    0.202      15.625 f       fram_buf/u_processor_inst/vout_data_96[5]_muxf6/F
                                   net (fanout=1)        1.654      17.279         nt_g_out[2]      
 IOL_327_109/DO                    td                    0.106      17.385 f       g_out_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      17.385         g_out_obuf[2]/ntO
 IOBS_LR_328_108/PAD               td                    3.150      20.535 f       g_out_obuf[2]/opit_0/O
                                   net (fanout=1)        0.094      20.629         g_out[2]         
 M18                                                                       f       g_out[2] (port)  

 Data arrival time                                                  20.629         Logic Levels: 9  
                                                                                   Logic: 7.667ns(55.635%), Route: 6.114ns(44.365%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : g_out[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.037       6.848         ntclkbufg_0      
 CLMA_174_252/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q0                   tco                   0.221       7.069 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.172       8.241         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_240/P[8]                  td                    1.984      10.225 f       fram_buf/u_processor_inst/brightness_contrast_inst/N64/gopapm/P[8]
                                   net (fanout=1)        0.784      11.009         fram_buf/u_processor_inst/brightness_contrast_inst/N174 [8]
                                   td                    0.368      11.377 f       fram_buf/u_processor_inst/brightness_contrast_inst/N71_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.377         fram_buf/u_processor_inst/brightness_contrast_inst/_N8344
 CLMA_150_252/Y3                   td                    0.387      11.764 r       fram_buf/u_processor_inst/brightness_contrast_inst/N71_4/gateop_A2/Y1
                                   net (fanout=2)        0.363      12.127         fram_buf/u_processor_inst/brightness_contrast_inst/N162 [4]
 CLMA_162_256/Y2                   td                    0.381      12.508 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.297      12.805         fram_buf/u_processor_inst/brightness_contrast_inst/_N90169
 CLMA_150_260/Y3                   td                    0.358      13.163 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.283      13.446         fram_buf/u_processor_inst/brightness_contrast_inst/_N1027
 CLMA_150_248/Y0                   td                    0.150      13.596 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux10_4/gateop_perm/Z
                                   net (fanout=6)        0.374      13.970         fram_buf/u_processor_inst/_N1033
 CLMA_154_260/Y0                   td                    0.264      14.234 f       fram_buf/u_processor_inst/vout_data_93[6]/gateop_perm/Z
                                   net (fanout=1)        1.167      15.401         fram_buf/u_processor_inst/_N16095
 CLMA_246_260/Y6AB                 td                    0.202      15.603 f       fram_buf/u_processor_inst/vout_data_96[6]_muxf6/F
                                   net (fanout=1)        1.648      17.251         nt_g_out[3]      
 IOL_327_122/DO                    td                    0.106      17.357 f       g_out_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      17.357         g_out_obuf[3]/ntO
 IOBS_LR_328_121/PAD               td                    3.150      20.507 f       g_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.074      20.581         g_out[3]         
 M16                                                                       f       g_out[3] (port)  

 Data arrival time                                                  20.581         Logic Levels: 9  
                                                                                   Logic: 7.571ns(55.130%), Route: 6.162ns(44.870%)
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : g_out[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N133            
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4906)     1.037       6.848         ntclkbufg_0      
 CLMA_174_252/CLK                                                          r       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_252/Q0                   tco                   0.221       7.069 f       fram_buf/u_processor_inst/brightness_contrast_inst/contrast[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.172       8.241         fram_buf/u_processor_inst/brightness_contrast_inst/contrast [1]
 APM_106_240/P[8]                  td                    1.984      10.225 f       fram_buf/u_processor_inst/brightness_contrast_inst/N64/gopapm/P[8]
                                   net (fanout=1)        0.784      11.009         fram_buf/u_processor_inst/brightness_contrast_inst/N174 [8]
                                   td                    0.368      11.377 f       fram_buf/u_processor_inst/brightness_contrast_inst/N71_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.377         fram_buf/u_processor_inst/brightness_contrast_inst/_N8344
 CLMA_150_252/Y3                   td                    0.387      11.764 r       fram_buf/u_processor_inst/brightness_contrast_inst/N71_4/gateop_A2/Y1
                                   net (fanout=2)        0.363      12.127         fram_buf/u_processor_inst/brightness_contrast_inst/N162 [4]
 CLMA_162_256/Y2                   td                    0.381      12.508 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.297      12.805         fram_buf/u_processor_inst/brightness_contrast_inst/_N90169
 CLMA_150_260/Y3                   td                    0.358      13.163 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux7_8/gateop_perm/Z
                                   net (fanout=1)        0.283      13.446         fram_buf/u_processor_inst/brightness_contrast_inst/_N1027
 CLMA_150_248/Y0                   td                    0.150      13.596 f       fram_buf/u_processor_inst/brightness_contrast_inst/N74_mux10_4/gateop_perm/Z
                                   net (fanout=6)        0.358      13.954         fram_buf/u_processor_inst/_N1033
 CLMA_154_257/Y1                   td                    0.151      14.105 f       fram_buf/u_processor_inst/vout_data_93[7]/gateop_perm/Z
                                   net (fanout=1)        1.153      15.258         fram_buf/u_processor_inst/_N16096
 CLMA_246_260/Y6CD                 td                    0.214      15.472 f       fram_buf/u_processor_inst/vout_data_96[7]_muxf6/F
                                   net (fanout=1)        1.727      17.199         nt_g_out[4]      
 IOL_327_121/DO                    td                    0.106      17.305 f       g_out_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000      17.305         g_out_obuf[4]/ntO
 IOBS_LR_328_120/PAD               td                    3.150      20.455 f       g_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.077      20.532         g_out[4]         
 N15                                                                       f       g_out[4] (port)  

 Data arrival time                                                  20.532         Logic Levels: 9  
                                                                                   Logic: 7.470ns(54.589%), Route: 6.214ns(45.411%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         u_ethernet_1/rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         u_ethernet_1/rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         u_ethernet_1/rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       u_ethernet_1/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_18_197/CLK         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_18_197/CLK         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_18_197/CLK         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_74_169/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_74_169/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_74_161/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_50_81/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_50_81/CLK          cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_50_45/CLK          cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_42_61/CLK          cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_42_61/CLK          cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_42_61/CLK          cmos2_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_82_108/CLKA[0]      fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_82_108/CLKA[0]      fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_82_108/CLKA[1]      fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_82_24/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           Low Pulse Width   DRM_82_24/CLKA[0]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 11.182      11.900          0.718           High Pulse Width  DRM_82_24/CLKA[1]       fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.497       7.407           0.910           Low Pulse Width   APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.497       7.407           0.910           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 6.497       7.407           0.910           Low Pulse Width   APM_106_128/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_30_56/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_30_56/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_30_53/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{video_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_82_128/CLKA[0]      fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_82_128/CLKA[0]      fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_82_128/CLKA[1]      fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{video_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.787     500.000         1.213           High Pulse Width  IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.787     500.000         1.213           Low Pulse Width   IOL_71_373/CLK_SYS      u_ethernet_1/rgmii_interface/gmii_ctl_in/gateigddr_IOL/SYSCLK
 498.787     500.000         1.213           High Pulse Width  IOL_311_374/CLK_SYS     u_ethernet_1/rgmii_interface/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.763       3.673           0.910           High Pulse Width  APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.763       3.673           0.910           Low Pulse Width   APM_106_140/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 2.763       3.673           0.910           High Pulse Width  APM_106_128/CLK         fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_306_232/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_306_232/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_306_212/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_274_233/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_274_233/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_274_233/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                      
+----------------------------------------------------------------------------------------------+
| Input      | F:/Project/WorkSpace/FPGA/Video_pro/Projet/place_route/video_top_pnr.adf       
| Output     | F:/Project/WorkSpace/FPGA/Video_pro/Projet/report_timing/video_top_rtp.adf     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/report_timing/video_top.rtr         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/report_timing/rtr.db                
+----------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,226 MB
Total CPU  time to report_timing completion : 0h:0m:7s
Process Total CPU  time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:27s
