
--- Internal State at cycle 1 ---
PC: 0x00003004
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00003000 IR=0x02028293
ID: V=0 PC=0x00000000 IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=0 PC=0x00000000 IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=0 PC=0x00000000 IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x00000000   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000000   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 2 ---
PC: 0x00003008
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00003004 IR=0x02f08093
ID: V=1 PC=0x00003000 IR=0x02028293 RS1=0x00000000 RS2=0x00000000 IMM=0x00000020 RD=5
EX: V=0 PC=0x00000000 IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=0 PC=0x00000000 IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x00000000   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000000   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 3 ---
PC: 0x0000300c
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00003008 IR=0x010280e7
ID: V=1 PC=0x00003004 IR=0x02f08093 RS1=0x00000000 RS2=0x00000000 IMM=0x0000002f RD=1
EX: V=1 PC=0x00003000 IR=0x02028293 ALU=0x00000020 TA=0x00003020 RD=5
MEM: V=0 PC=0x00000000 IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x00000000   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000000   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 4 ---
PC: 0x0000300c
Stalls: dep_stall=1 ex_stall=0 mem_stall=0 id_br_stall=1 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00003008 IR=0x010280e7
ID: V=0 PC=0x00003008 IR=0x010280e7 RS1=0x00000000 RS2=0x00000000 IMM=0x00000010 RD=1
EX: V=1 PC=0x00003004 IR=0x02f08093 ALU=0x0000002f TA=0x00003033 RD=1
MEM: V=1 PC=0x00003000 IR=0x02028293 ALU=0x00000020 DATA=0x00000000 RD=5
x0 : 0x00000000   x1 : 0x00000000   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000000   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 5 ---
PC: 0x0000300c
Stalls: dep_stall=1 ex_stall=0 mem_stall=0 id_br_stall=1 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00003008 IR=0x010280e7
ID: V=0 PC=0x00003008 IR=0x010280e7 RS1=0x00000020 RS2=0x00000000 IMM=0x00000010 RD=1
EX: V=0 PC=0x00003008 IR=0x010280e7 ALU=0x00000000 TA=0x00000010 RD=1
MEM: V=1 PC=0x00003004 IR=0x02f08093 ALU=0x0000002f DATA=0x00000000 RD=1
x0 : 0x00000000   x1 : 0x00000000   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 6 ---
PC: 0x0000300c
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=1 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=0 PC=0x0000300c IR=0x00000000
ID: V=1 PC=0x00003008 IR=0x010280e7 RS1=0x00000020 RS2=0x00000000 IMM=0x00000010 RD=1
EX: V=0 PC=0x00003008 IR=0x010280e7 ALU=0x00000020 TA=0x00000030 RD=1
MEM: V=0 PC=0x00003008 IR=0x010280e7 ALU=0x00000000 DATA=0x00000000 RD=1
x0 : 0x00000000   x1 : 0x0000002f   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 7 ---
PC: 0x00000030
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=1 icache_r=1 dcache_r=1
IF: V=0 PC=0x0000300c IR=0x00000000
ID: V=0 PC=0x0000300c IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=1 PC=0x00003008 IR=0x010280e7 ALU=0x00000020 TA=0x00000030 RD=1
MEM: V=0 PC=0x00003008 IR=0x010280e7 ALU=0x00000020 DATA=0x00000000 RD=1
x0 : 0x00000000   x1 : 0x0000002f   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 8 ---
PC: 0x00000034
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00000030 IR=0x00000000
ID: V=0 PC=0x0000300c IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=0 PC=0x0000300c IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=1 PC=0x00003008 IR=0x010280e7 ALU=0x00000020 DATA=0x00000000 RD=1
x0 : 0x00000000   x1 : 0x0000002f   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 9 ---
PC: 0x00000038
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00000034 IR=0x00000000
ID: V=1 PC=0x00000030 IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=0 PC=0x0000300c IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=0 PC=0x0000300c IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x0000300c   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 10 ---
PC: 0x00000038
Stalls: dep_stall=1 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00000034 IR=0x00000000
ID: V=0 PC=0x00000034 IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=1 PC=0x00000030 IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=0 PC=0x0000300c IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x0000300c   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 11 ---
PC: 0x00000038
Stalls: dep_stall=1 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00000034 IR=0x00000000
ID: V=0 PC=0x00000034 IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=0 PC=0x00000034 IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=1 PC=0x00000030 IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x0000300c   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 12 ---
PC: 0x00000038
Stalls: dep_stall=1 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00000034 IR=0x00000000
ID: V=0 PC=0x00000034 IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=0 PC=0x00000034 IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=0 PC=0x00000034 IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x0000300c   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 

--- Internal State at cycle 13 ---
PC: 0x0000003c
Stalls: dep_stall=0 ex_stall=0 mem_stall=0 id_br_stall=0 ex_br_stall=0 icache_r=1 dcache_r=1
IF: V=1 PC=0x00000038 IR=0x00000000
ID: V=1 PC=0x00000034 IR=0x00000000 RS1=0x00000000 RS2=0x00000000 IMM=0x00000000 RD=0
EX: V=0 PC=0x00000034 IR=0x00000000 ALU=0x00000000 TA=0x00000000 RD=0
MEM: V=0 PC=0x00000034 IR=0x00000000 ALU=0x00000000 DATA=0x00000000 RD=0
x0 : 0x00000000   x1 : 0x0000300c   x2 : 0x00000000   x3 : 0x00000000 
x4 : 0x00000000   x5 : 0x00000020   x6 : 0x00000000   x7 : 0x00000000 
x8 : 0x00000000   x9 : 0x00000000   x10: 0x00000000   x11: 0x00000000 
x12: 0x00000000   x13: 0x00000000   x14: 0x00000000   x15: 0x00000000 
x16: 0x00000000   x17: 0x00000000   x18: 0x00000000   x19: 0x00000000 
x20: 0x00000000   x21: 0x00000000   x22: 0x00000000   x23: 0x00000000 
x24: 0x00000000   x25: 0x00000000   x26: 0x00000000   x27: 0x00000000 
x28: 0x00000000   x29: 0x00000000   x30: 0x00000000   x31: 0x00000000 