library ieee;
use ieee.std_logic_1164.all;

entity ejercicio is
port (dec:, in std_logic(3 downto 0);seg: out std_logic_vector(6 downto 0); 
end ejercicio;

architecture arqejercicio of ejercicio is
begin 
with dec select
seg <= '0000001' when '0000'
       '1001111' when '0001'
       '0010010' when '0010'
       '0000110' when '0011'
       '1001100' when 
end arqejercicio;

