$date
	Mon Sep 25 02:57:47 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module colorbuff_tb $end
$var wire 32 ! out [31:0] $end
$var reg 1 " clock $end
$var reg 32 # data [31:0] $end
$var reg 1 $ reset $end
$scope module U_colorbuff $end
$var wire 1 " clock $end
$var wire 32 % data [31:0] $end
$var wire 1 $ reset $end
$var wire 32 & out [31:0] $end
$scope module ff[0] $end
$var wire 1 " clock $end
$var wire 1 ' data $end
$var wire 1 $ reset $end
$var reg 1 ( q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[1] $end
$var wire 1 " clock $end
$var wire 1 ) data $end
$var wire 1 $ reset $end
$var reg 1 * q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[2] $end
$var wire 1 " clock $end
$var wire 1 + data $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[3] $end
$var wire 1 " clock $end
$var wire 1 - data $end
$var wire 1 $ reset $end
$var reg 1 . q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[4] $end
$var wire 1 " clock $end
$var wire 1 / data $end
$var wire 1 $ reset $end
$var reg 1 0 q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[5] $end
$var wire 1 " clock $end
$var wire 1 1 data $end
$var wire 1 $ reset $end
$var reg 1 2 q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[6] $end
$var wire 1 " clock $end
$var wire 1 3 data $end
$var wire 1 $ reset $end
$var reg 1 4 q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[7] $end
$var wire 1 " clock $end
$var wire 1 5 data $end
$var wire 1 $ reset $end
$var reg 1 6 q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[8] $end
$var wire 1 " clock $end
$var wire 1 7 data $end
$var wire 1 $ reset $end
$var reg 1 8 q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[9] $end
$var wire 1 " clock $end
$var wire 1 9 data $end
$var wire 1 $ reset $end
$var reg 1 : q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[10] $end
$var wire 1 " clock $end
$var wire 1 ; data $end
$var wire 1 $ reset $end
$var reg 1 < q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[11] $end
$var wire 1 " clock $end
$var wire 1 = data $end
$var wire 1 $ reset $end
$var reg 1 > q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[12] $end
$var wire 1 " clock $end
$var wire 1 ? data $end
$var wire 1 $ reset $end
$var reg 1 @ q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[13] $end
$var wire 1 " clock $end
$var wire 1 A data $end
$var wire 1 $ reset $end
$var reg 1 B q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[14] $end
$var wire 1 " clock $end
$var wire 1 C data $end
$var wire 1 $ reset $end
$var reg 1 D q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[15] $end
$var wire 1 " clock $end
$var wire 1 E data $end
$var wire 1 $ reset $end
$var reg 1 F q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[16] $end
$var wire 1 " clock $end
$var wire 1 G data $end
$var wire 1 $ reset $end
$var reg 1 H q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[17] $end
$var wire 1 " clock $end
$var wire 1 I data $end
$var wire 1 $ reset $end
$var reg 1 J q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[18] $end
$var wire 1 " clock $end
$var wire 1 K data $end
$var wire 1 $ reset $end
$var reg 1 L q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[19] $end
$var wire 1 " clock $end
$var wire 1 M data $end
$var wire 1 $ reset $end
$var reg 1 N q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[20] $end
$var wire 1 " clock $end
$var wire 1 O data $end
$var wire 1 $ reset $end
$var reg 1 P q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[21] $end
$var wire 1 " clock $end
$var wire 1 Q data $end
$var wire 1 $ reset $end
$var reg 1 R q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[22] $end
$var wire 1 " clock $end
$var wire 1 S data $end
$var wire 1 $ reset $end
$var reg 1 T q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[23] $end
$var wire 1 " clock $end
$var wire 1 U data $end
$var wire 1 $ reset $end
$var reg 1 V q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[24] $end
$var wire 1 " clock $end
$var wire 1 W data $end
$var wire 1 $ reset $end
$var reg 1 X q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[25] $end
$var wire 1 " clock $end
$var wire 1 Y data $end
$var wire 1 $ reset $end
$var reg 1 Z q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[26] $end
$var wire 1 " clock $end
$var wire 1 [ data $end
$var wire 1 $ reset $end
$var reg 1 \ q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[27] $end
$var wire 1 " clock $end
$var wire 1 ] data $end
$var wire 1 $ reset $end
$var reg 1 ^ q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[28] $end
$var wire 1 " clock $end
$var wire 1 _ data $end
$var wire 1 $ reset $end
$var reg 1 ` q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[29] $end
$var wire 1 " clock $end
$var wire 1 a data $end
$var wire 1 $ reset $end
$var reg 1 b q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[30] $end
$var wire 1 " clock $end
$var wire 1 c data $end
$var wire 1 $ reset $end
$var reg 1 d q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$scope module ff[31] $end
$var wire 1 " clock $end
$var wire 1 e data $end
$var wire 1 $ reset $end
$var reg 1 f q $end
$scope begin FLIPFLOP $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xf
0e
xd
0c
xb
0a
x`
0_
x^
0]
x\
0[
xZ
0Y
xX
0W
xV
0U
xT
0S
xR
0Q
xP
0O
xN
0M
xL
0K
xJ
0I
xH
0G
xF
0E
xD
0C
xB
0A
x@
0?
x>
0=
x<
0;
x:
09
x8
07
x6
05
x4
03
x2
01
x0
0/
x.
0-
x,
0+
x*
0)
x(
0'
bx &
b0 %
0$
b0 #
1"
bx !
$end
#1
0"
#2
0f
0d
0b
0`
0^
0\
0Z
0X
0V
0T
0R
0P
0N
0L
0J
0H
0F
0D
0B
0@
0>
0<
0:
08
06
04
02
00
0.
0,
0*
b0 !
b0 &
0(
1"
#3
0"
#4
1"
#5
0"
1$
#6
1"
#7
0"
#8
1"
#9
0"
#10
1"
0$
#11
0"
#12
1"
#13
0"
#14
1"
#15
1'
1)
1+
1-
1/
11
13
15
17
19
1;
1=
1?
1A
1C
1E
0"
b1111111111111111 #
b1111111111111111 %
#16
1F
1D
1B
1@
1>
1<
1:
18
16
14
12
10
1.
1,
1*
b1111111111111111 !
b1111111111111111 &
1(
1"
#17
0"
#18
1"
#19
0"
#20
0F
0D
0B
b111111111111 !
b111111111111 &
0@
0?
0A
0C
0E
1"
b111111111111 #
b111111111111 %
#21
0"
#22
1"
#23
0"
#24
1"
#25
07
09
0;
0=
0"
b11111111 #
b11111111 %
#26
0>
0<
0:
b11111111 !
b11111111 &
08
1"
#27
0"
#28
1"
#29
0"
#30
06
04
02
b1111 !
b1111 &
00
0/
01
03
05
1"
b1111 #
b1111 %
#31
0"
#32
1"
#33
0"
#34
1"
#35
0'
0)
0+
0-
0"
b0 #
b0 %
#36
0.
0,
0*
b0 !
b0 &
0(
1"
#37
0"
#38
1"
#39
0"
#40
1"
