$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Sun Apr 12 15:51:34 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Datapath_vlg_vec_tst $end
$var reg 2 ! A_SEL [1:0] $end
$var reg 2 " B_SEL [1:0] $end
$var reg 1 # Cin $end
$var reg 1 $ CLK $end
$var reg 2 % D_SEL [1:0] $end
$var reg 16 & DATA_MEM_OUT [15:0] $end
$var reg 1 ' INS_TYPE_MUX_SEL $end
$var reg 16 ( INST_MEM_OUT [15:0] $end
$var reg 1 ) LDA $end
$var reg 1 * LDQ $end
$var reg 1 + MULT_EN $end
$var reg 1 , MULT_SEL $end
$var reg 1 - PC_EN $end
$var reg 2 . PC_MUX_SEL [1:0] $end
$var reg 1 / PLUS1_SEL $end
$var reg 1 0 RF_EN $end
$var reg 1 1 RST $end
$var reg 1 2 SL $end
$var reg 1 3 SR $end
$var reg 1 4 SR_SEL $end
$var reg 1 5 UL_SEL $end
$var reg 1 6 WB_SEL $end
$var wire 1 7 A [7] $end
$var wire 1 8 A [6] $end
$var wire 1 9 A [5] $end
$var wire 1 : A [4] $end
$var wire 1 ; A [3] $end
$var wire 1 < A [2] $end
$var wire 1 = A [1] $end
$var wire 1 > A [0] $end
$var wire 1 ? ALUOUT [7] $end
$var wire 1 @ ALUOUT [6] $end
$var wire 1 A ALUOUT [5] $end
$var wire 1 B ALUOUT [4] $end
$var wire 1 C ALUOUT [3] $end
$var wire 1 D ALUOUT [2] $end
$var wire 1 E ALUOUT [1] $end
$var wire 1 F ALUOUT [0] $end
$var wire 1 G CO $end
$var wire 1 H N $end
$var wire 1 I OPCODE [3] $end
$var wire 1 J OPCODE [2] $end
$var wire 1 K OPCODE [1] $end
$var wire 1 L OPCODE [0] $end
$var wire 1 M OUT_Q [7] $end
$var wire 1 N OUT_Q [6] $end
$var wire 1 O OUT_Q [5] $end
$var wire 1 P OUT_Q [4] $end
$var wire 1 Q OUT_Q [3] $end
$var wire 1 R OUT_Q [2] $end
$var wire 1 S OUT_Q [1] $end
$var wire 1 T OUT_Q [0] $end
$var wire 1 U OVF $end
$var wire 1 V Qm1 $end
$var wire 1 W RF_OUT_A [7] $end
$var wire 1 X RF_OUT_A [6] $end
$var wire 1 Y RF_OUT_A [5] $end
$var wire 1 Z RF_OUT_A [4] $end
$var wire 1 [ RF_OUT_A [3] $end
$var wire 1 \ RF_OUT_A [2] $end
$var wire 1 ] RF_OUT_A [1] $end
$var wire 1 ^ RF_OUT_A [0] $end
$var wire 1 _ RF_OUT_B [7] $end
$var wire 1 ` RF_OUT_B [6] $end
$var wire 1 a RF_OUT_B [5] $end
$var wire 1 b RF_OUT_B [4] $end
$var wire 1 c RF_OUT_B [3] $end
$var wire 1 d RF_OUT_B [2] $end
$var wire 1 e RF_OUT_B [1] $end
$var wire 1 f RF_OUT_B [0] $end
$var wire 1 g RF_R_ADDR_B [2] $end
$var wire 1 h RF_R_ADDR_B [1] $end
$var wire 1 i RF_R_ADDR_B [0] $end
$var wire 1 j RF_W_ADDR [2] $end
$var wire 1 k RF_W_ADDR [1] $end
$var wire 1 l RF_W_ADDR [0] $end
$var wire 1 m RF_W_DATA [7] $end
$var wire 1 n RF_W_DATA [6] $end
$var wire 1 o RF_W_DATA [5] $end
$var wire 1 p RF_W_DATA [4] $end
$var wire 1 q RF_W_DATA [3] $end
$var wire 1 r RF_W_DATA [2] $end
$var wire 1 s RF_W_DATA [1] $end
$var wire 1 t RF_W_DATA [0] $end
$var wire 1 u Z $end
$var wire 1 v sampler $end
$scope module i1 $end
$var wire 1 w gnd $end
$var wire 1 x vcc $end
$var wire 1 y unknown $end
$var tri1 1 z devclrn $end
$var tri1 1 { devpor $end
$var tri1 1 | devoe $end
$var wire 1 } ALU|neg_a[1]~2_combout $end
$var wire 1 ~ ALU|neg_a[5]~10_combout $end
$var wire 1 !! ALU|neg_a[6]~12_combout $end
$var wire 1 "! ALU|neg_b[3]~6_combout $end
$var wire 1 #! ALU|neg_b[4]~8_combout $end
$var wire 1 $! ALU|neg_b[5]~10_combout $end
$var wire 1 %! REG_PC|Address[0]~10_combout $end
$var wire 1 &! REG_PC|Address[4]~19 $end
$var wire 1 '! REG_PC|Address[5]~21 $end
$var wire 1 (! REG_PC|Address[5]~20_combout $end
$var wire 1 )! REG_PC|Address[6]~23 $end
$var wire 1 *! REG_PC|Address[6]~22_combout $end
$var wire 1 +! REG_PC|Address[7]~25 $end
$var wire 1 ,! REG_PC|Address[7]~24_combout $end
$var wire 1 -! Multiplier|Subtractor|Add0~0_combout $end
$var wire 1 .! Multiplier|Adder|Add0~20_combout $end
$var wire 1 /! Multiplier|Adder|Add0~22_combout $end
$var wire 1 0! Multiplier|Adder|Add0~24_combout $end
$var wire 1 1! Multiplier|Adder|Add0~26_combout $end
$var wire 1 2! Multiplier|Subtractor|Add0~4_combout $end
$var wire 1 3! Multiplier|Subtractor|Add0~6_combout $end
$var wire 1 4! Multiplier|Subtractor|Add0~8_combout $end
$var wire 1 5! Multiplier|Subtractor|Add0~10_combout $end
$var wire 1 6! inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 7! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 8! inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 9! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 :! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 ;! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 <! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 =! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 >! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 ?! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 @! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 A! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 B! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 C! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 D! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 E! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 F! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 G! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 H! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 I! REG_PC|Address[8]~28 $end
$var wire 1 J! REG_PC|Address[8]~27_combout $end
$var wire 1 K! REG_PC|Address[9]~29_combout $end
$var wire 1 L! MUX_A|Mux0~0_combout $end
$var wire 1 M! RF|Read_DataA[7]~0_combout $end
$var wire 1 N! RF|Read_DataA[7]~2_combout $end
$var wire 1 O! RF|Read_DataA[5]~12_combout $end
$var wire 1 P! RF|Read_DataA[3]~20_combout $end
$var wire 1 Q! RF|Read_DataA[3]~21_combout $end
$var wire 1 R! RF|Read_DataA[2]~27_combout $end
$var wire 1 S! RF|Read_DataA[2]~28_combout $end
$var wire 1 T! RF|Read_DataA[0]~37_combout $end
$var wire 1 U! RF|Read_DataB[7]~0_combout $end
$var wire 1 V! RF|Read_DataB[7]~1_combout $end
$var wire 1 W! RF|Read_DataB[5]~9_combout $end
$var wire 1 X! RF|Read_DataB[5]~11_combout $end
$var wire 1 Y! RF|Read_DataB[5]~12_combout $end
$var wire 1 Z! RF|Read_DataB[4]~13_combout $end
$var wire 1 [! RF|Read_DataB[4]~14_combout $end
$var wire 1 \! RF|Read_DataB[3]~19_combout $end
$var wire 1 ]! RF|Read_DataB[3]~20_combout $end
$var wire 1 ^! RF|Read_DataB[2]~23_combout $end
$var wire 1 _! RF|Read_DataB[2]~24_combout $end
$var wire 1 `! MUX_B|Mux6~0_combout $end
$var wire 1 a! RF|Read_DataB[0]~31_combout $end
$var wire 1 b! RF|Read_DataB[0]~32_combout $end
$var wire 1 c! ALU|temp~0_combout $end
$var wire 1 d! ALU|temp~1_combout $end
$var wire 1 e! ALU|temp~2_combout $end
$var wire 1 f! ALU|Mux10~0_combout $end
$var wire 1 g! ALU|temp~3_combout $end
$var wire 1 h! ALU|Mux10~1_combout $end
$var wire 1 i! MUX_B|Mux1~1_combout $end
$var wire 1 j! ALU|temp~6_combout $end
$var wire 1 k! MUX_B|Mux3~1_combout $end
$var wire 1 l! ALU|Mux11~0_combout $end
$var wire 1 m! MUX_B|Mux4~2_combout $end
$var wire 1 n! ALU|Mux12~1_combout $end
$var wire 1 o! ALU|Mux12~2_combout $end
$var wire 1 p! ALU|Mux12~3_combout $end
$var wire 1 q! ALU|Mux12~4_combout $end
$var wire 1 r! ALU|Mux12~5_combout $end
$var wire 1 s! MUX_B|Mux5~2_combout $end
$var wire 1 t! ALU|Mux13~0_combout $end
$var wire 1 u! ALU|temp~12_combout $end
$var wire 1 v! ALU|temp~13_combout $end
$var wire 1 w! ALU|temp~14_combout $end
$var wire 1 x! ALU|Mux13~1_combout $end
$var wire 1 y! ALU|temp~15_combout $end
$var wire 1 z! ALU|Mux13~2_combout $end
$var wire 1 {! ALU|Mux13~3_combout $end
$var wire 1 |! ALU|Mux8~1_combout $end
$var wire 1 }! ALU|Mux8~2_combout $end
$var wire 1 ~! ALU|Mux8~3_combout $end
$var wire 1 !" ALU|Mux8~4_combout $end
$var wire 1 "" ALU|Mux8~5_combout $end
$var wire 1 #" ALU|Mux15~1_combout $end
$var wire 1 $" ALU|Mux15~3_combout $end
$var wire 1 %" MUX_D|Mux4~0_combout $end
$var wire 1 &" MUX_D|Mux5~0_combout $end
$var wire 1 '" MUX_D|Mux7~0_combout $end
$var wire 1 (" inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 )" inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 *" inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 +" MULT_SEL_A|Output[7]~11_combout $end
$var wire 1 ," REG_A|Q~8_combout $end
$var wire 1 -" REG_A|Q~14_combout $end
$var wire 1 ." ALU|Mux0~1_combout $end
$var wire 1 /" MUX_PC|Mux2~0_combout $end
$var wire 1 0" MUX_PC|Mux2~1_combout $end
$var wire 1 1" MUX_PC|Mux3~0_combout $end
$var wire 1 2" MUX_PC|Mux3~1_combout $end
$var wire 1 3" MUX_PC|Mux4~0_combout $end
$var wire 1 4" MUX_PC|Mux4~1_combout $end
$var wire 1 5" MUX_PC|Mux7~0_combout $end
$var wire 1 6" MUX_PC|Mux9~0_combout $end
$var wire 1 7" MUX_PC|Mux9~1_combout $end
$var wire 1 8" RF|reg6~1_combout $end
$var wire 1 9" RF|reg4~1_combout $end
$var wire 1 :" RF|reg1~1_combout $end
$var wire 1 ;" RF|reg7~3_combout $end
$var wire 1 <" RF|reg4~4_combout $end
$var wire 1 =" RF|reg1~4_combout $end
$var wire 1 >" RF|reg0~4_combout $end
$var wire 1 ?" RF|reg2~5_combout $end
$var wire 1 @" RF|reg5~6_combout $end
$var wire 1 A" RF|reg6~6_combout $end
$var wire 1 B" RF|reg4~6_combout $end
$var wire 1 C" RF|reg7~6_combout $end
$var wire 1 D" RF|reg3~6_combout $end
$var wire 1 E" RF|reg5~7_combout $end
$var wire 1 F" RF|reg3~7_combout $end
$var wire 1 G" RF|reg6~8_combout $end
$var wire 1 H" RF|reg7~8_combout $end
$var wire 1 I" RF|reg5~9_combout $end
$var wire 1 J" RF|reg1~9_combout $end
$var wire 1 K" ALU|Mux3~0_combout $end
$var wire 1 L" ALU|Mux3~1_combout $end
$var wire 1 M" ALU|Mux3~2_combout $end
$var wire 1 N" ALU|Mux3~3_combout $end
$var wire 1 O" ALU|Mux2~0_combout $end
$var wire 1 P" ALU|Mux2~1_combout $end
$var wire 1 Q" ALU|Mux2~2_combout $end
$var wire 1 R" ALU|Mux2~3_combout $end
$var wire 1 S" ALU|Mux4~1_combout $end
$var wire 1 T" ALU|Mux6~0_combout $end
$var wire 1 U" ALU|Mux6~1_combout $end
$var wire 1 V" ALU|Mux6~2_combout $end
$var wire 1 W" ALU|Mux6~3_combout $end
$var wire 1 X" REG_Q|Q~16_combout $end
$var wire 1 Y" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 Z" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 [" inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 \" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 ]" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout $end
$var wire 1 ^" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 _" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 `" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 a" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 b" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 c" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 d" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 e" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~8_combout $end
$var wire 1 f" inst_mem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 g" inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 h" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 i" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout $end
$var wire 1 j" inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 k" Multiplier|Adder|Add0~34_combout $end
$var wire 1 l" Multiplier|Adder|Add0~35_combout $end
$var wire 1 m" Multiplier|Adder|Add0~36_combout $end
$var wire 1 n" Multiplier|Adder|Add0~37_combout $end
$var wire 1 o" inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 p" inst11|Output[0]~0_combout $end
$var wire 1 q" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 r" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 s" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 t" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 u" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 v" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout $end
$var wire 1 w" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout $end
$var wire 1 x" inst_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 y" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 z" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout $end
$var wire 1 {" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 |" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 }" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 ~" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 !# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 "# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 ## inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 $# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 %# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 &# inst11|Output[1]~1_combout $end
$var wire 1 '# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 (# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 )# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 *# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 +# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 ,# MUX_PC|Mux1~0_combout $end
$var wire 1 -# MUX_PC|Mux0~0_combout $end
$var wire 1 .# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 /# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 0# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 1# inst11|Output[2]~2_combout $end
$var wire 1 2# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 3# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 4# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 5# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 6# inst11|Output[3]~3_combout $end
$var wire 1 7# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 8# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 9# inst11|Output[4]~4_combout $end
$var wire 1 :# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 ;# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 <# inst11|Output[5]~5_combout $end
$var wire 1 =# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 ># inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 ?# inst11|Output[6]~6_combout $end
$var wire 1 @# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 A# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 B# inst11|Output[7]~7_combout $end
$var wire 1 C# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 D# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 E# inst11|Output[8]~8_combout $end
$var wire 1 F# inst11|Output[8]~9_combout $end
$var wire 1 G# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 H# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 I# inst11|Output[9]~10_combout $end
$var wire 1 J# inst11|Output[9]~11_combout $end
$var wire 1 K# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 L# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 M# inst11|Output[10]~12_combout $end
$var wire 1 N# inst11|Output[10]~13_combout $end
$var wire 1 O# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 P# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 Q# inst11|Output[11]~14_combout $end
$var wire 1 R# inst11|Output[11]~15_combout $end
$var wire 1 S# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 T# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 U# inst11|Output[12]~16_combout $end
$var wire 1 V# inst11|Output[12]~17_combout $end
$var wire 1 W# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 X# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 Y# inst11|Output[13]~18_combout $end
$var wire 1 Z# inst11|Output[13]~19_combout $end
$var wire 1 [# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 \# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 ]# inst11|Output[14]~20_combout $end
$var wire 1 ^# inst11|Output[14]~21_combout $end
$var wire 1 _# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 `# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 a# inst11|Output[15]~22_combout $end
$var wire 1 b# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 c# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout $end
$var wire 1 d# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 e# altera_internal_jtag~TCKUTAP $end
$var wire 1 f# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 g# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 $end
$var wire 1 h# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout $end
$var wire 1 i# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 $end
$var wire 1 j# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout $end
$var wire 1 k# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 $end
$var wire 1 l# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout $end
$var wire 1 m# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 $end
$var wire 1 n# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout $end
$var wire 1 o# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout $end
$var wire 1 p# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 r# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 s# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 t# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 u# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 v# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 w# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 x# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 {# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 |# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 }# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 ~# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 !$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 "$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 #$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 $$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 %$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 &$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 '$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 ($ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 )$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 *$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 +$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 ,$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout $end
$var wire 1 -$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~18_combout $end
$var wire 1 .$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 /$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 0$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 1$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 2$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 3$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 4$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 5$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 6$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 7$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 8$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 9$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 :$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 ;$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 <$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 =$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 >$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 ?$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 @$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~15_combout $end
$var wire 1 A$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16_combout $end
$var wire 1 B$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 C$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 D$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 E$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 F$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 G$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 H$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 I$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 J$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 K$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 L$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 M$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 N$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 O$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 P$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 Q$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 R$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 S$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout $end
$var wire 1 T$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 U$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 V$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 W$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 X$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 Y$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout $end
$var wire 1 Z$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout $end
$var wire 1 [$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout $end
$var wire 1 \$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout $end
$var wire 1 ]$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout $end
$var wire 1 ^$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~24_combout $end
$var wire 1 _$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout $end
$var wire 1 `$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 a$ auto_hub|~GND~combout $end
$var wire 1 b$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 c$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 d$ WB_SEL~combout $end
$var wire 1 e$ UL_SEL~combout $end
$var wire 1 f$ altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 g$ inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 h$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout $end
$var wire 1 i$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout $end
$var wire 1 j$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout $end
$var wire 1 k$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout $end
$var wire 1 l$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout $end
$var wire 1 m$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout $end
$var wire 1 n$ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout $end
$var wire 1 o$ CLK~combout $end
$var wire 1 p$ CLK~clkctrl_outclk $end
$var wire 1 q$ LDQ~combout $end
$var wire 1 r$ REG_Qm1|Q~0_combout $end
$var wire 1 s$ RST~combout $end
$var wire 1 t$ REG_Qm1|Q~regout $end
$var wire 1 u$ SR~combout $end
$var wire 1 v$ SL~combout $end
$var wire 1 w$ SR_SEL~combout $end
$var wire 1 x$ REG_A|Q~0_combout $end
$var wire 1 y$ REG_A|Q~1_combout $end
$var wire 1 z$ LDA~combout $end
$var wire 1 {$ PLUS1_SEL~combout $end
$var wire 1 |$ PLUS1_ADDER|Output[1]~1_combout $end
$var wire 1 }$ PLUS1_ADDER|Output[0]~2_combout $end
$var wire 1 ~$ RF_EN~combout $end
$var wire 1 !% RF|reg3[4]~0_combout $end
$var wire 1 "% MUX_D|Mux4~1_combout $end
$var wire 1 #% RF|reg2[7]~0_combout $end
$var wire 1 $% RF|reg2~6_combout $end
$var wire 1 %% RF|reg2[7]~2_combout $end
$var wire 1 &% RF|reg1[5]~0_combout $end
$var wire 1 '% RF|reg1~6_combout $end
$var wire 1 (% RF|reg1[5]~2_combout $end
$var wire 1 )% RF|reg0[5]~0_combout $end
$var wire 1 *% RF|reg0~6_combout $end
$var wire 1 +% RF|reg0[5]~2_combout $end
$var wire 1 ,% RF|Read_DataA[3]~22_combout $end
$var wire 1 -% RF|Read_DataA[3]~23_combout $end
$var wire 1 .% RF|Read_DataA[3]~24_combout $end
$var wire 1 /% MULT_EN~combout $end
$var wire 1 0% REG_A|Q~10_combout $end
$var wire 1 1% REG_A|Q~11_combout $end
$var wire 1 2% REG_A|Q[6]~5_combout $end
$var wire 1 3% REG_A|Q~12_combout $end
$var wire 1 4% RF|reg2~7_combout $end
$var wire 1 5% INS_TYPE_MUX_SEL~combout $end
$var wire 1 6% MUX_TYPE_SEL|Output[1]~1_combout $end
$var wire 1 7% RF|reg1~7_combout $end
$var wire 1 8% MUX_TYPE_SEL|Output[0]~0_combout $end
$var wire 1 9% RF|reg0~7_combout $end
$var wire 1 :% RF|Read_DataB[2]~21_combout $end
$var wire 1 ;% RF|Read_DataB[2]~22_combout $end
$var wire 1 <% MUX_TYPE_SEL|Output[2]~2_combout $end
$var wire 1 =% Multiplier|Q[2]~5_combout $end
$var wire 1 >% RF|Read_DataB[3]~17_combout $end
$var wire 1 ?% RF|Read_DataB[3]~18_combout $end
$var wire 1 @% Multiplier|Q[3]~4_combout $end
$var wire 1 A% RF|reg5[6]~0_combout $end
$var wire 1 B% RF|reg5~5_combout $end
$var wire 1 C% RF|reg5[6]~2_combout $end
$var wire 1 D% MUX_PC|Mux6~0_combout $end
$var wire 1 E% MUX_PC|Mux6~1_combout $end
$var wire 1 F% MUX_PC|Mux8~0_combout $end
$var wire 1 G% REG_PC|Address[0]~11 $end
$var wire 1 H% REG_PC|Address[1]~12_combout $end
$var wire 1 I% PC_EN~combout $end
$var wire 1 J% REG_PC|Address[6]~26_combout $end
$var wire 1 K% MUX_PC|Mux8~1_combout $end
$var wire 1 L% REG_PC|Address[1]~13 $end
$var wire 1 M% REG_PC|Address[2]~14_combout $end
$var wire 1 N% MUX_PC|Mux7~1_combout $end
$var wire 1 O% REG_PC|Address[2]~15 $end
$var wire 1 P% REG_PC|Address[3]~16_combout $end
$var wire 1 Q% MUX_A|Mux4~0_combout $end
$var wire 1 R% MUX_A|Mux4~1_combout $end
$var wire 1 S% MUX_A|Mux5~0_combout $end
$var wire 1 T% MUX_A|Mux5~1_combout $end
$var wire 1 U% MUX_A|Mux7~0_combout $end
$var wire 1 V% MUX_A|Mux7~1_combout $end
$var wire 1 W% ALU|neg_a[0]~1_cout $end
$var wire 1 X% ALU|neg_a[1]~3 $end
$var wire 1 Y% ALU|neg_a[2]~5 $end
$var wire 1 Z% ALU|neg_a[3]~7 $end
$var wire 1 [% ALU|neg_a[4]~8_combout $end
$var wire 1 \% MUX_B|Mux3~0_combout $end
$var wire 1 ]% ALU|temp~9_combout $end
$var wire 1 ^% ALU|neg_a[3]~6_combout $end
$var wire 1 _% MUX_B|Mux5~0_combout $end
$var wire 1 `% MUX_B|Mux5~1_combout $end
$var wire 1 a% RF|reg4[5]~0_combout $end
$var wire 1 b% RF|reg4~8_combout $end
$var wire 1 c% RF|reg4[5]~2_combout $end
$var wire 1 d% RF|Read_DataB[1]~27_combout $end
$var wire 1 e% RF|reg5~8_combout $end
$var wire 1 f% RF|Read_DataB[1]~28_combout $end
$var wire 1 g% MUX_B|Mux6~1_combout $end
$var wire 1 h% ALU|neg_b[0]~1_cout $end
$var wire 1 i% ALU|neg_b[1]~3 $end
$var wire 1 j% ALU|neg_b[2]~4_combout $end
$var wire 1 k% ALU|Mux5~1_combout $end
$var wire 1 l% ALU|Mux1~0_combout $end
$var wire 1 m% ALU|Mux1~0clkctrl_outclk $end
$var wire 1 n% ALU|Mux5~2_combout $end
$var wire 1 o% ALU|neg_a[2]~4_combout $end
$var wire 1 p% ALU|Mux5~0_combout $end
$var wire 1 q% ALU|Mux5~3_combout $end
$var wire 1 r% ALU|Mux4~0_combout $end
$var wire 1 s% ALU|Mux4~2_combout $end
$var wire 1 t% ALU|Mux4~3_combout $end
$var wire 1 u% MUX_PC|Mux5~0_combout $end
$var wire 1 v% MUX_PC|Mux5~1_combout $end
$var wire 1 w% REG_PC|Address[3]~17 $end
$var wire 1 x% REG_PC|Address[4]~18_combout $end
$var wire 1 y% MUX_A|Mux3~0_combout $end
$var wire 1 z% RF|reg0~5_combout $end
$var wire 1 {% RF|reg1~5_combout $end
$var wire 1 |% RF|Read_DataA[4]~17_combout $end
$var wire 1 }% RF|reg3~5_combout $end
$var wire 1 ~% RF|reg3[4]~2_combout $end
$var wire 1 !& RF|Read_DataA[4]~18_combout $end
$var wire 1 "& RF|reg6[6]~0_combout $end
$var wire 1 #& RF|reg6~5_combout $end
$var wire 1 $& RF|reg6[6]~2_combout $end
$var wire 1 %& RF|Read_DataA[4]~15_combout $end
$var wire 1 && RF|reg7[4]~0_combout $end
$var wire 1 '& RF|reg7~5_combout $end
$var wire 1 (& RF|reg7[4]~2_combout $end
$var wire 1 )& RF|Read_DataA[4]~16_combout $end
$var wire 1 *& RF|Read_DataA[4]~19_combout $end
$var wire 1 +& MUX_A|Mux3~1_combout $end
$var wire 1 ,& ALU|temp~10_combout $end
$var wire 1 -& ALU|Mux11~1_combout $end
$var wire 1 .& ALU|temp~11_combout $end
$var wire 1 /& ALU|temp~8_combout $end
$var wire 1 0& ALU|Mux11~2_combout $end
$var wire 1 1& ALU|Mux11~3_combout $end
$var wire 1 2& MULT_SEL~combout $end
$var wire 1 3& MULT_SEL_A|Output[4]~6_combout $end
$var wire 1 4& REG_A|Q~9_combout $end
$var wire 1 5& MUX_D|Mux3~0_combout $end
$var wire 1 6& MUX_D|Mux3~1_combout $end
$var wire 1 7& RF|reg4~5_combout $end
$var wire 1 8& RF|Read_DataB[4]~15_combout $end
$var wire 1 9& RF|Read_DataB[4]~16_combout $end
$var wire 1 :& Multiplier|Q[4]~3_combout $end
$var wire 1 ;& REG_Q|Q[2]~0_combout $end
$var wire 1 <& REG_Q|Q~10_combout $end
$var wire 1 =& REG_Q|Q~11_combout $end
$var wire 1 >& REG_Q|Q[2]~3_combout $end
$var wire 1 ?& REG_Q|Q~8_combout $end
$var wire 1 @& REG_Q|Q~9_combout $end
$var wire 1 A& REG_Q|Q~6_combout $end
$var wire 1 B& MUX_D|Mux1~0_combout $end
$var wire 1 C& MULT_SEL_A|Output[5]~5_combout $end
$var wire 1 D& REG_A|Q~6_combout $end
$var wire 1 E& MUX_A|Mux2~0_combout $end
$var wire 1 F& MUX_A|Mux2~1_combout $end
$var wire 1 G& MUX_B|Mux2~1_combout $end
$var wire 1 H& ALU|Mux10~2_combout $end
$var wire 1 I& MULT_SEL_A|Output[5]~4_combout $end
$var wire 1 J& REG_A|Q~7_combout $end
$var wire 1 K& REG_A|Q~3_combout $end
$var wire 1 L& MUX_B|Mux1~0_combout $end
$var wire 1 M& ALU|temp~5_combout $end
$var wire 1 N& ALU|Mux9~1_combout $end
$var wire 1 O& MUX_A|Mux1~0_combout $end
$var wire 1 P& MUX_A|Mux1~1_combout $end
$var wire 1 Q& ALU|temp~7_combout $end
$var wire 1 R& MUX_B|Mux2~0_combout $end
$var wire 1 S& MUX_B|Mux4~0_combout $end
$var wire 1 T& MUX_B|Mux4~1_combout $end
$var wire 1 U& ALU|neg_b[2]~5 $end
$var wire 1 V& ALU|neg_b[3]~7 $end
$var wire 1 W& ALU|neg_b[4]~9 $end
$var wire 1 X& ALU|neg_b[5]~11 $end
$var wire 1 Y& ALU|neg_b[6]~12_combout $end
$var wire 1 Z& ALU|temp~4_combout $end
$var wire 1 [& ALU|Mux9~2_combout $end
$var wire 1 \& ALU|Mux9~0_combout $end
$var wire 1 ]& ALU|Mux9~3_combout $end
$var wire 1 ^& MULT_SEL_A|Output[6]~3_combout $end
$var wire 1 _& REG_A|Q~4_combout $end
$var wire 1 `& MUX_D|Mux1~1_combout $end
$var wire 1 a& RF|reg3~3_combout $end
$var wire 1 b& RF|reg1~3_combout $end
$var wire 1 c& RF|reg0~3_combout $end
$var wire 1 d& RF|Read_DataB[6]~5_combout $end
$var wire 1 e& RF|Read_DataB[6]~6_combout $end
$var wire 1 f& RF|reg4~3_combout $end
$var wire 1 g& RF|reg6~3_combout $end
$var wire 1 h& RF|Read_DataB[6]~7_combout $end
$var wire 1 i& RF|reg5~3_combout $end
$var wire 1 j& RF|Read_DataB[6]~8_combout $end
$var wire 1 k& Multiplier|Q[6]~1_combout $end
$var wire 1 l& REG_Q|Q~4_combout $end
$var wire 1 m& REG_Q|Q~5_combout $end
$var wire 1 n& REG_Q|Q~7_combout $end
$var wire 1 o& MUX_D|Mux2~0_combout $end
$var wire 1 p& MUX_D|Mux2~1_combout $end
$var wire 1 q& RF|reg3~4_combout $end
$var wire 1 r& RF|reg2~4_combout $end
$var wire 1 s& RF|Read_DataB[5]~10_combout $end
$var wire 1 t& Multiplier|Q[5]~2_combout $end
$var wire 1 u& MULT_SEL_A|Output[2]~8_combout $end
$var wire 1 v& REG_A|Q~13_combout $end
$var wire 1 w& MUX_D|Mux5~1_combout $end
$var wire 1 x& RF|reg4~7_combout $end
$var wire 1 y& RF|reg6~7_combout $end
$var wire 1 z& RF|Read_DataA[2]~25_combout $end
$var wire 1 {& RF|reg7~7_combout $end
$var wire 1 |& RF|Read_DataA[2]~26_combout $end
$var wire 1 }& RF|Read_DataA[2]~29_combout $end
$var wire 1 ~& RF|Read_DataA[1]~30_combout $end
$var wire 1 !' RF|Read_DataA[1]~31_combout $end
$var wire 1 "' RF|reg1~8_combout $end
$var wire 1 #' RF|reg0~8_combout $end
$var wire 1 $' RF|Read_DataA[1]~32_combout $end
$var wire 1 %' RF|reg3~8_combout $end
$var wire 1 &' RF|Read_DataA[1]~33_combout $end
$var wire 1 '' RF|Read_DataA[1]~34_combout $end
$var wire 1 (' RF|reg2~9_combout $end
$var wire 1 )' RF|Read_DataA[0]~38_combout $end
$var wire 1 *' RF|reg7~9_combout $end
$var wire 1 +' RF|reg6~9_combout $end
$var wire 1 ,' RF|reg4~9_combout $end
$var wire 1 -' RF|Read_DataA[0]~35_combout $end
$var wire 1 .' RF|Read_DataA[0]~36_combout $end
$var wire 1 /' RF|Read_DataA[0]~39_combout $end
$var wire 1 0' Multiplier|Adder|Add0~15 $end
$var wire 1 1' Multiplier|Adder|Add0~18 $end
$var wire 1 2' Multiplier|Adder|Add0~21 $end
$var wire 1 3' Multiplier|Adder|Add0~23 $end
$var wire 1 4' Multiplier|Adder|Add0~25 $end
$var wire 1 5' Multiplier|Adder|Add0~27 $end
$var wire 1 6' Multiplier|Adder|Add0~29 $end
$var wire 1 7' Multiplier|Adder|Add0~30_combout $end
$var wire 1 8' Multiplier|Subtractor|Add0~1 $end
$var wire 1 9' Multiplier|Subtractor|Add0~3 $end
$var wire 1 :' Multiplier|Subtractor|Add0~5 $end
$var wire 1 ;' Multiplier|Subtractor|Add0~7 $end
$var wire 1 <' Multiplier|Subtractor|Add0~9 $end
$var wire 1 =' Multiplier|Subtractor|Add0~11 $end
$var wire 1 >' Multiplier|Subtractor|Add0~13 $end
$var wire 1 ?' Multiplier|Subtractor|Add0~14_combout $end
$var wire 1 @' Multiplier|Adder|Add0~32_combout $end
$var wire 1 A' Multiplier|Q_1~0_combout $end
$var wire 1 B' Multiplier|Q_1~regout $end
$var wire 1 C' Multiplier|Adder|Add0~39_combout $end
$var wire 1 D' Multiplier|Adder|Add0~28_combout $end
$var wire 1 E' Multiplier|Subtractor|Add0~12_combout $end
$var wire 1 F' Multiplier|Adder|Add0~33_combout $end
$var wire 1 G' Multiplier|Adder|Add0~40_combout $end
$var wire 1 H' Multiplier|Adder|Add0~41_combout $end
$var wire 1 I' Multiplier|Adder|Add0~42_combout $end
$var wire 1 J' Multiplier|Adder|Add0~43_combout $end
$var wire 1 K' Multiplier|Adder|Add0~44_combout $end
$var wire 1 L' Multiplier|Subtractor|Add0~2_combout $end
$var wire 1 M' Multiplier|Adder|Add0~17_combout $end
$var wire 1 N' Multiplier|Adder|Add0~19_combout $end
$var wire 1 O' Multiplier|Adder|Add0~38_combout $end
$var wire 1 P' REG_Q|Q~17_combout $end
$var wire 1 Q' REG_Q|Q~14_combout $end
$var wire 1 R' REG_Q|Q~15_combout $end
$var wire 1 S' MUX_D|Mux6~0_combout $end
$var wire 1 T' MUX_D|Mux6~1_combout $end
$var wire 1 U' RF|reg2~8_combout $end
$var wire 1 V' RF|Read_DataB[1]~25_combout $end
$var wire 1 W' RF|Read_DataB[1]~26_combout $end
$var wire 1 X' Multiplier|Q[1]~6_combout $end
$var wire 1 Y' ALU|Mux14~2_combout $end
$var wire 1 Z' ALU|neg_b[1]~2_combout $end
$var wire 1 [' ALU|Mux14~4_combout $end
$var wire 1 \' MUX_A|Mux6~0_combout $end
$var wire 1 ]' MUX_A|Mux6~1_combout $end
$var wire 1 ^' ALU|Mux14~3_combout $end
$var wire 1 _' MUX_B|Mux7~0_combout $end
$var wire 1 `' Cin~combout $end
$var wire 1 a' ALU|Mux7~0_combout $end
$var wire 1 b' ALU|Mux14~1_combout $end
$var wire 1 c' ALU|Mux14~5_combout $end
$var wire 1 d' MUX_B|Mux6~2_combout $end
$var wire 1 e' ALU|Mux14~0_combout $end
$var wire 1 f' ALU|Mux14~6_combout $end
$var wire 1 g' MULT_SEL_A|Output[1]~9_combout $end
$var wire 1 h' REG_A|Q~15_combout $end
$var wire 1 i' MUX_D|Mux0~0_combout $end
$var wire 1 j' MUX_D|Mux0~1_combout $end
$var wire 1 k' RF|reg2~1_combout $end
$var wire 1 l' RF|reg0~1_combout $end
$var wire 1 m' RF|Read_DataB[7]~2_combout $end
$var wire 1 n' RF|reg3~1_combout $end
$var wire 1 o' RF|Read_DataB[7]~3_combout $end
$var wire 1 p' RF|Read_DataB[7]~4_combout $end
$var wire 1 q' REG_Q|Q~1_combout $end
$var wire 1 r' REG_Q|Q~2_combout $end
$var wire 1 s' REG_A|Q~16_combout $end
$var wire 1 t' MULT_SEL_A|Output[0]~10_combout $end
$var wire 1 u' REG_A|Q~17_combout $end
$var wire 1 v' MUX_D|Mux7~1_combout $end
$var wire 1 w' RF|reg3~9_combout $end
$var wire 1 x' RF|reg0~9_combout $end
$var wire 1 y' RF|Read_DataB[0]~29_combout $end
$var wire 1 z' RF|Read_DataB[0]~30_combout $end
$var wire 1 {' Multiplier|Q[0]~7_combout $end
$var wire 1 |' Multiplier|WideNor0~0_combout $end
$var wire 1 }' Multiplier|Adder|Add0~14_combout $end
$var wire 1 ~' Multiplier|Adder|Add0~16_combout $end
$var wire 1 !( Multiplier|Q[7]~0_combout $end
$var wire 1 "( MULT_SEL_A|Output[7]~12_combout $end
$var wire 1 #( REG_A|Q~2_combout $end
$var wire 1 $( ALU|Mux0~2_combout $end
$var wire 1 %( ALU|Mux0~0_combout $end
$var wire 1 &( ALU|Mux0~3_combout $end
$var wire 1 '( MUX_B|Mux0~0_combout $end
$var wire 1 (( MUX_B|Mux0~1_combout $end
$var wire 1 )( ALU|neg_b[6]~13 $end
$var wire 1 *( ALU|neg_b[7]~14_combout $end
$var wire 1 +( ALU|Mux16~2_combout $end
$var wire 1 ,( ALU|Mux16~1_combout $end
$var wire 1 -( RF|reg5~1_combout $end
$var wire 1 .( RF|reg7~1_combout $end
$var wire 1 /( RF|Read_DataA[7]~1_combout $end
$var wire 1 0( RF|Read_DataA[7]~3_combout $end
$var wire 1 1( RF|Read_DataA[7]~4_combout $end
$var wire 1 2( MUX_A|Mux0~1_combout $end
$var wire 1 3( ALU|neg_a[4]~9 $end
$var wire 1 4( ALU|neg_a[5]~11 $end
$var wire 1 5( ALU|neg_a[6]~13 $end
$var wire 1 6( ALU|neg_a[7]~14_combout $end
$var wire 1 7( ALU|Mux16~0_combout $end
$var wire 1 8( ALU|Mux16~3_combout $end
$var wire 1 9( ALU|ovf~combout $end
$var wire 1 :( ALU|Mux15~0_combout $end
$var wire 1 ;( ALU|Mux15~2_combout $end
$var wire 1 <( ALU|Mux15~4_combout $end
$var wire 1 =( ALU|Equal0~0_combout $end
$var wire 1 >( ALU|Mux12~0_combout $end
$var wire 1 ?( ALU|Mux12~6_combout $end
$var wire 1 @( ALU|Equal0~1_combout $end
$var wire 1 A( ALU|Mux8~0_combout $end
$var wire 1 B( ALU|Mux8~6_combout $end
$var wire 1 C( ALU|Equal0~2_combout $end
$var wire 1 D( MULT_SEL_A|Output[7]~2_combout $end
$var wire 1 E( MULT_SEL_A|Output[5]~13_combout $end
$var wire 1 F( MULT_SEL_A|Output[3]~7_combout $end
$var wire 1 G( REG_Q|Q~12_combout $end
$var wire 1 H( REG_Q|Q~13_combout $end
$var wire 1 I( RF|reg2~3_combout $end
$var wire 1 J( RF|Read_DataA[6]~7_combout $end
$var wire 1 K( RF|Read_DataA[6]~8_combout $end
$var wire 1 L( RF|Read_DataA[6]~5_combout $end
$var wire 1 M( RF|Read_DataA[6]~6_combout $end
$var wire 1 N( RF|Read_DataA[6]~9_combout $end
$var wire 1 O( RF|Read_DataA[5]~13_combout $end
$var wire 1 P( RF|reg6~4_combout $end
$var wire 1 Q( RF|Read_DataA[5]~10_combout $end
$var wire 1 R( RF|reg5~4_combout $end
$var wire 1 S( RF|reg7~4_combout $end
$var wire 1 T( RF|Read_DataA[5]~11_combout $end
$var wire 1 U( RF|Read_DataA[5]~14_combout $end
$var wire 1 V( PLUS1_ADDER|Output[2]~0_combout $end
$var wire 1 W( altera_reserved_tms~combout $end
$var wire 1 X( altera_reserved_tck~combout $end
$var wire 1 Y( altera_reserved_tdi~combout $end
$var wire 1 Z( altera_internal_jtag~TDIUTAP $end
$var wire 1 [( altera_internal_jtag~TMSUTAP $end
$var wire 1 \( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 ]( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 ^( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 _( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 `( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 a( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 b( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 c( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 d( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 e( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 f( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 g( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 h( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 i( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 j( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 k( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 l( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 m( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout $end
$var wire 1 n( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 o( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 p( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 r( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 s( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 t( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 u( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 v( ~QIC_CREATED_GND~I_combout $end
$var wire 1 w( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout $end
$var wire 1 x( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 y( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout $end
$var wire 1 z( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 {( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 |( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 }( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout $end
$var wire 1 ~( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 !) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 ") inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 #) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 $) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 %) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 &) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 ') inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 () inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 )) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 *) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 +) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 ,) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 -) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 .) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 /) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 0) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 1) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 2) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 3) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 4) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 5) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 6) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 7) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 8) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 9) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 :) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 ;) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 <) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 =) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 >) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 ?) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 @) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 A) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 B) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 C) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 D) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 E) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 F) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 G) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 H) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 I) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 J) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 K) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 L) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 M) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 N) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 O) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 P) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 Q) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 R) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 S) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 T) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 U) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 V) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 W) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 X) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 Y) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 Z) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 [) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 \) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 ]) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 ^) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 _) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 `) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 a) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 b) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 c) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 d) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 e) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 f) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 g) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 h) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 i) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 j) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 k) inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 l) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 m) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 n) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 o) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 p) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 q) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 r) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 s) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 t) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 u) inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 v) inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 w) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 x) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 y) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 z) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 {) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout $end
$var wire 1 |) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout $end
$var wire 1 }) inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 ~) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 !* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 "* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 #* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 $* inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 %* inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 &* inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 '* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 (* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 )* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 ** auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 +* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 ,* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 -* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 .* inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 /* inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 0* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout $end
$var wire 1 1* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout $end
$var wire 1 2* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout $end
$var wire 1 3* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout $end
$var wire 1 4* inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 5* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout $end
$var wire 1 6* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 7* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 8* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout $end
$var wire 1 9* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 :* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 ;* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 <* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 =* inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 >* inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 ?* inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 @* inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 A* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout $end
$var wire 1 B* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 C* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 D* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 E* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 F* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 G* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 H* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 I* inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 J* inst_mem|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 K* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout $end
$var wire 1 L* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 M* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 N* inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 O* inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 P* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 Q* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 R* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 S* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout $end
$var wire 1 T* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 U* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 V* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 W* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 X* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 Y* inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 Z* inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 [* inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 \* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 ]* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 ^* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 _* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 `* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12_combout $end
$var wire 1 a* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 b* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout $end
$var wire 1 c* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout $end
$var wire 1 d* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 e* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 f* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 g* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 h* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 i* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 j* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 k* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 l* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 m* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 n* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~7_combout $end
$var wire 1 o* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 p* inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 q* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 r* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 s* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 t* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 u* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 v* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 w* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 x* altera_internal_jtag~TDO $end
$var wire 1 y* REG_A|Q [7] $end
$var wire 1 z* REG_A|Q [6] $end
$var wire 1 {* REG_A|Q [5] $end
$var wire 1 |* REG_A|Q [4] $end
$var wire 1 }* REG_A|Q [3] $end
$var wire 1 ~* REG_A|Q [2] $end
$var wire 1 !+ REG_A|Q [1] $end
$var wire 1 "+ REG_A|Q [0] $end
$var wire 1 #+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 $+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 %+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 &+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 '+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 (+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 )+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 *+ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 ++ inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 ,+ REG_Q|Q [7] $end
$var wire 1 -+ REG_Q|Q [6] $end
$var wire 1 .+ REG_Q|Q [5] $end
$var wire 1 /+ REG_Q|Q [4] $end
$var wire 1 0+ REG_Q|Q [3] $end
$var wire 1 1+ REG_Q|Q [2] $end
$var wire 1 2+ REG_Q|Q [1] $end
$var wire 1 3+ REG_Q|Q [0] $end
$var wire 1 4+ ALU|carry [7] $end
$var wire 1 5+ ALU|carry [6] $end
$var wire 1 6+ ALU|carry [5] $end
$var wire 1 7+ ALU|carry [4] $end
$var wire 1 8+ ALU|carry [3] $end
$var wire 1 9+ ALU|carry [2] $end
$var wire 1 :+ ALU|carry [1] $end
$var wire 1 ;+ ALU|carry [0] $end
$var wire 1 <+ REG_PC|Address [9] $end
$var wire 1 =+ REG_PC|Address [8] $end
$var wire 1 >+ REG_PC|Address [7] $end
$var wire 1 ?+ REG_PC|Address [6] $end
$var wire 1 @+ REG_PC|Address [5] $end
$var wire 1 A+ REG_PC|Address [4] $end
$var wire 1 B+ REG_PC|Address [3] $end
$var wire 1 C+ REG_PC|Address [2] $end
$var wire 1 D+ REG_PC|Address [1] $end
$var wire 1 E+ REG_PC|Address [0] $end
$var wire 1 F+ RF|reg7 [7] $end
$var wire 1 G+ RF|reg7 [6] $end
$var wire 1 H+ RF|reg7 [5] $end
$var wire 1 I+ RF|reg7 [4] $end
$var wire 1 J+ RF|reg7 [3] $end
$var wire 1 K+ RF|reg7 [2] $end
$var wire 1 L+ RF|reg7 [1] $end
$var wire 1 M+ RF|reg7 [0] $end
$var wire 1 N+ RF|reg6 [7] $end
$var wire 1 O+ RF|reg6 [6] $end
$var wire 1 P+ RF|reg6 [5] $end
$var wire 1 Q+ RF|reg6 [4] $end
$var wire 1 R+ RF|reg6 [3] $end
$var wire 1 S+ RF|reg6 [2] $end
$var wire 1 T+ RF|reg6 [1] $end
$var wire 1 U+ RF|reg6 [0] $end
$var wire 1 V+ RF|reg5 [7] $end
$var wire 1 W+ RF|reg5 [6] $end
$var wire 1 X+ RF|reg5 [5] $end
$var wire 1 Y+ RF|reg5 [4] $end
$var wire 1 Z+ RF|reg5 [3] $end
$var wire 1 [+ RF|reg5 [2] $end
$var wire 1 \+ RF|reg5 [1] $end
$var wire 1 ]+ RF|reg5 [0] $end
$var wire 1 ^+ RF|reg4 [7] $end
$var wire 1 _+ RF|reg4 [6] $end
$var wire 1 `+ RF|reg4 [5] $end
$var wire 1 a+ RF|reg4 [4] $end
$var wire 1 b+ RF|reg4 [3] $end
$var wire 1 c+ RF|reg4 [2] $end
$var wire 1 d+ RF|reg4 [1] $end
$var wire 1 e+ RF|reg4 [0] $end
$var wire 1 f+ RF|reg3 [7] $end
$var wire 1 g+ RF|reg3 [6] $end
$var wire 1 h+ RF|reg3 [5] $end
$var wire 1 i+ RF|reg3 [4] $end
$var wire 1 j+ RF|reg3 [3] $end
$var wire 1 k+ RF|reg3 [2] $end
$var wire 1 l+ RF|reg3 [1] $end
$var wire 1 m+ RF|reg3 [0] $end
$var wire 1 n+ RF|reg2 [7] $end
$var wire 1 o+ RF|reg2 [6] $end
$var wire 1 p+ RF|reg2 [5] $end
$var wire 1 q+ RF|reg2 [4] $end
$var wire 1 r+ RF|reg2 [3] $end
$var wire 1 s+ RF|reg2 [2] $end
$var wire 1 t+ RF|reg2 [1] $end
$var wire 1 u+ RF|reg2 [0] $end
$var wire 1 v+ RF|reg1 [7] $end
$var wire 1 w+ RF|reg1 [6] $end
$var wire 1 x+ RF|reg1 [5] $end
$var wire 1 y+ RF|reg1 [4] $end
$var wire 1 z+ RF|reg1 [3] $end
$var wire 1 {+ RF|reg1 [2] $end
$var wire 1 |+ RF|reg1 [1] $end
$var wire 1 }+ RF|reg1 [0] $end
$var wire 1 ~+ RF|reg0 [7] $end
$var wire 1 !, RF|reg0 [6] $end
$var wire 1 ", RF|reg0 [5] $end
$var wire 1 #, RF|reg0 [4] $end
$var wire 1 $, RF|reg0 [3] $end
$var wire 1 %, RF|reg0 [2] $end
$var wire 1 &, RF|reg0 [1] $end
$var wire 1 ', RF|reg0 [0] $end
$var wire 1 (, Multiplier|Q [7] $end
$var wire 1 ), Multiplier|Q [6] $end
$var wire 1 *, Multiplier|Q [5] $end
$var wire 1 +, Multiplier|Q [4] $end
$var wire 1 ,, Multiplier|Q [3] $end
$var wire 1 -, Multiplier|Q [2] $end
$var wire 1 ., Multiplier|Q [1] $end
$var wire 1 /, Multiplier|Q [0] $end
$var wire 1 0, Multiplier|M [7] $end
$var wire 1 1, Multiplier|M [6] $end
$var wire 1 2, Multiplier|M [5] $end
$var wire 1 3, Multiplier|M [4] $end
$var wire 1 4, Multiplier|M [3] $end
$var wire 1 5, Multiplier|M [2] $end
$var wire 1 6, Multiplier|M [1] $end
$var wire 1 7, Multiplier|M [0] $end
$var wire 1 8, Multiplier|A [7] $end
$var wire 1 9, Multiplier|A [6] $end
$var wire 1 :, Multiplier|A [5] $end
$var wire 1 ;, Multiplier|A [4] $end
$var wire 1 <, Multiplier|A [3] $end
$var wire 1 =, Multiplier|A [2] $end
$var wire 1 >, Multiplier|A [1] $end
$var wire 1 ?, Multiplier|A [0] $end
$var wire 1 @, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 A, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 B, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 C, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 D, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 E, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 F, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 G, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 H, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 I, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 J, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 K, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 L, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 M, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 N, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 O, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 P, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 Q, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 R, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 S, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 T, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 U, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 V, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 W, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 X, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 Y, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 Z, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 [, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 \, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 ], inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 ^, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 _, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 `, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 a, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 b, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 c, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 d, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 e, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 f, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 g, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 h, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 i, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 j, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 k, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 l, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 m, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 n, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 o, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 p, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 q, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 r, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 s, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 t, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 u, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 v, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 w, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 x, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 y, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 z, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 {, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 |, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 }, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 ~, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 !- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 "- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 #- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 $- inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 %- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 &- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 '- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 (- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 )- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 *- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 +- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 ,- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 -- inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 .- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 /- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 0- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 1- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 2- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 3- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 4- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 5- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 6- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 7- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 8- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 9- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 :- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 ;- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 <- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 =- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 >- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 ?- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 @- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 A- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 B- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 C- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 D- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 E- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 F- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 G- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 H- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 I- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 J- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 K- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 L- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 M- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 N- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 O- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 P- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 Q- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 R- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 S- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 T- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 U- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 V- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 W- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 X- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 Y- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 Z- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 [- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 \- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 ]- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 ^- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 _- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 `- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 a- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 b- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 c- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 d- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 e- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 f- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 g- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 h- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 i- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 j- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 k- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 l- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 m- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 n- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 o- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 p- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 q- PC_MUX_SEL~combout [1] $end
$var wire 1 r- PC_MUX_SEL~combout [0] $end
$var wire 1 s- INST_MEM_OUT~combout [15] $end
$var wire 1 t- INST_MEM_OUT~combout [14] $end
$var wire 1 u- INST_MEM_OUT~combout [13] $end
$var wire 1 v- INST_MEM_OUT~combout [12] $end
$var wire 1 w- INST_MEM_OUT~combout [11] $end
$var wire 1 x- INST_MEM_OUT~combout [10] $end
$var wire 1 y- INST_MEM_OUT~combout [9] $end
$var wire 1 z- INST_MEM_OUT~combout [8] $end
$var wire 1 {- INST_MEM_OUT~combout [7] $end
$var wire 1 |- INST_MEM_OUT~combout [6] $end
$var wire 1 }- INST_MEM_OUT~combout [5] $end
$var wire 1 ~- INST_MEM_OUT~combout [4] $end
$var wire 1 !. INST_MEM_OUT~combout [3] $end
$var wire 1 ". INST_MEM_OUT~combout [2] $end
$var wire 1 #. INST_MEM_OUT~combout [1] $end
$var wire 1 $. INST_MEM_OUT~combout [0] $end
$var wire 1 %. D_SEL~combout [1] $end
$var wire 1 &. D_SEL~combout [0] $end
$var wire 1 '. DATA_MEM_OUT~combout [15] $end
$var wire 1 (. DATA_MEM_OUT~combout [14] $end
$var wire 1 ). DATA_MEM_OUT~combout [13] $end
$var wire 1 *. DATA_MEM_OUT~combout [12] $end
$var wire 1 +. DATA_MEM_OUT~combout [11] $end
$var wire 1 ,. DATA_MEM_OUT~combout [10] $end
$var wire 1 -. DATA_MEM_OUT~combout [9] $end
$var wire 1 .. DATA_MEM_OUT~combout [8] $end
$var wire 1 /. DATA_MEM_OUT~combout [7] $end
$var wire 1 0. DATA_MEM_OUT~combout [6] $end
$var wire 1 1. DATA_MEM_OUT~combout [5] $end
$var wire 1 2. DATA_MEM_OUT~combout [4] $end
$var wire 1 3. DATA_MEM_OUT~combout [3] $end
$var wire 1 4. DATA_MEM_OUT~combout [2] $end
$var wire 1 5. DATA_MEM_OUT~combout [1] $end
$var wire 1 6. DATA_MEM_OUT~combout [0] $end
$var wire 1 7. B_SEL~combout [1] $end
$var wire 1 8. B_SEL~combout [0] $end
$var wire 1 9. A_SEL~combout [1] $end
$var wire 1 :. A_SEL~combout [0] $end
$var wire 1 ;. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 <. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 =. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 >. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 ?. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 @. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 A. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 B. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 C. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 D. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 E. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 F. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 G. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 H. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 I. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 J. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 K. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 L. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 M. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 N. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 O. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 P. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 Q. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 R. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 S. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 T. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 U. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 V. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 W. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 X. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 Y. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 Z. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 [. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 \. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 ]. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 ^. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 _. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 `. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 a. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 b. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 c. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 d. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 e. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 f. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 g. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 h. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 i. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 j. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 k. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 l. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 m. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 n. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 o. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 p. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 q. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 r. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 s. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 t. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 u. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 v. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 w. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 x. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 y. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 z. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 {. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 |. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 }. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 ~. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 !/ auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 "/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 #/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 $/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 %/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 &/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 '/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 (/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 )/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 */ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 +/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 ,/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 -/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 ./ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 // inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 0/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 1/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 2/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 3/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 4/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 5/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 6/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 7/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 8/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 9/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 :/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 ;/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 </ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 =/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 >/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 ?/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 @/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 A/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 B/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 C/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 D/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 E/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 F/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 G/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 H/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 I/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 J/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 K/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 L/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 M/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 N/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 O/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 P/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 Q/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 R/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 S/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 T/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 U/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 V/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 W/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 X/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 Y/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 Z/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 [/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 \/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 ]/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 ^/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 _/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 `/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 a/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
b0 %
b1010101101010101 &
0'
b1111111111111111 (
0)
0*
0+
0,
0-
b0 .
0/
00
01
02
03
04
05
06
0>
0=
0<
0;
0:
09
08
07
1F
1E
1D
1C
1B
1A
1@
1?
0G
1H
1L
1K
1J
1I
0T
0S
0R
0Q
0P
0O
0N
0M
xU
0V
0^
0]
0\
0[
0Z
0Y
0X
0W
0f
0e
0d
0c
0b
0a
0`
0_
1i
1h
1g
1l
1k
1j
0t
0s
0r
0q
0p
0o
0n
0m
0u
xv
0w
1x
xy
1z
1{
1|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
1'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
16!
17!
08!
09!
1:!
1;!
0<!
0=!
0>!
1?!
0@!
0A!
1B!
1C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
1N!
1O!
1P!
0Q!
1R!
0S!
1T!
1U!
0V!
1W!
1X!
0Y!
1Z!
0[!
1\!
0]!
1^!
0_!
0`!
1a!
0b!
xc!
xd!
xe!
1f!
0g!
0h!
0i!
xj!
0k!
1l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
1t!
xu!
xv!
xw!
1x!
0y!
0z!
1{!
0|!
0}!
x~!
1!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
1s"
1t"
1u"
1v"
0w"
0x"
0y"
1z"
1{"
0|"
0}"
0~"
0!#
1"#
0##
1$#
1%#
0&#
0'#
0(#
0)#
1*#
1+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
x_#
x`#
0a#
0b#
0c#
0d#
ze#
0f#
0g#
1h#
1i#
1j#
0k#
1l#
1m#
1n#
1o#
0p#
0q#
1r#
1s#
0t#
0u#
0v#
1w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
1*$
0+$
0,$
0-$
1.$
0/$
00$
01$
12$
13$
04$
15$
06$
07$
08$
09$
0:$
0;$
1<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
0G$
xH$
0I$
0J$
1K$
1L$
1M$
xN$
0O$
0P$
0Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
1Z$
1[$
0\$
0]$
0^$
0_$
1`$
0a$
1b$
1c$
0d$
0e$
xf$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
1|$
1}$
0~$
1!%
0"%
1#%
0$%
0%%
1&%
0'%
0(%
1)%
0*%
0+%
1,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
16%
07%
18%
09%
1:%
0;%
1<%
0=%
1>%
0?%
0@%
1A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
1L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
1W%
0X%
1Y%
0Z%
0[%
0\%
x]%
0^%
0_%
0`%
1a%
0b%
0c%
1d%
0e%
0f%
0g%
1h%
0i%
0j%
0k%
1l%
1m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
1w%
0x%
0y%
0z%
0{%
1|%
0}%
0~%
0!&
1"&
0#&
0$&
1%&
1&&
0'&
0(&
0)&
0*&
0+&
x,&
1-&
0.&
x/&
00&
11&
02&
13&
04&
05&
06&
07&
18&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
1H&
1I&
0J&
0K&
0L&
xM&
1N&
0O&
0P&
0Q&
0R&
0S&
0T&
1U&
0V&
1W&
0X&
0Y&
xZ&
0[&
1\&
1]&
1^&
0_&
0`&
0a&
0b&
0c&
1d&
0e&
0f&
0g&
1h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
1u&
0v&
0w&
0x&
0y&
1z&
0{&
0|&
0}&
1~&
0!'
0"'
0#'
1$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
1-'
0.'
0/'
00'
11'
02'
13'
04'
15'
06'
07'
18'
09'
1:'
0;'
1<'
0='
1>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
1V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
1b'
0c'
0d'
1e'
1f'
1g'
0h'
0i'
0j'
0k'
0l'
1m'
0n'
0o'
0p'
0q'
0r'
0s'
1t'
0u'
0v'
0w'
0x'
1y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
1)(
0*(
0+(
1,(
0-(
0.(
0/(
00(
01(
02(
13(
04(
15(
06(
07(
08(
x9(
0:(
1;(
1<(
0=(
1>(
1?(
0@(
1A(
1B(
0C(
1D(
1E(
1F(
0G(
0H(
0I(
1J(
0K(
1L(
0M(
0N(
0O(
0P(
1Q(
0R(
0S(
0T(
0U(
1V(
zW(
zX(
zY(
zZ(
z[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
1e(
0f(
0g(
xh(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
1p(
0q(
1r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
1~(
0!)
0")
1#)
0$)
0%)
0&)
1')
0()
0))
0*)
1+)
0,)
0-)
0.)
1/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
1;)
0<)
0=)
0>)
0?)
0@)
0A)
1B)
0C)
0D)
0E)
1F)
0G)
0H)
0I)
1J)
0K)
0L)
0M)
1N)
0O)
0P)
0Q)
0R)
0S)
1T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
1])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
1m)
0n)
0o)
0p)
0q)
1r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
1a*
1b*
0c*
1d*
0e*
0f*
0g*
1h*
0i*
0j*
1k*
1l*
1m*
0n*
0o*
0p*
0q*
0r*
0s*
1t*
0u*
0v*
1w*
zx*
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0&+
0%+
0$+
0#+
0++
0*+
0)+
0(+
0'+
03+
02+
01+
00+
0/+
0.+
0-+
0,+
x;+
x:+
x9+
x8+
x7+
x6+
x5+
z4+
0E+
0D+
0C+
0B+
0A+
0@+
0?+
0>+
0=+
0<+
0M+
0L+
0K+
0J+
0I+
0H+
0G+
0F+
0U+
0T+
0S+
0R+
0Q+
0P+
0O+
0N+
0]+
0\+
0[+
0Z+
0Y+
0X+
0W+
0V+
0e+
0d+
0c+
0b+
0a+
0`+
0_+
0^+
0m+
0l+
0k+
0j+
0i+
0h+
0g+
0f+
0u+
0t+
0s+
0r+
0q+
0p+
0o+
0n+
0}+
0|+
0{+
0z+
0y+
0x+
0w+
0v+
0',
0&,
0%,
0$,
0#,
0",
0!,
0~+
0/,
0.,
0-,
0,,
0+,
0*,
0),
0(,
07,
06,
05,
04,
03,
02,
01,
00,
0?,
0>,
0=,
0<,
0;,
0:,
09,
z8,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0A,
0@,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
0S,
0R,
0Q,
0P,
0d,
0c,
0b,
0a,
0`,
0t,
0s,
0r,
0q,
0p,
0o,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0f,
0e,
0~,
0},
0|,
0{,
0z,
0y,
0x,
0w,
0v,
0u,
0$-
0#-
0"-
0!-
0)-
0(-
0'-
0&-
0%-
0--
0,-
0+-
0*-
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0/-
0.-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0D-
0C-
0B-
0A-
0@-
0?-
0>-
0R-
0Q-
0P-
0O-
0N-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0T-
0S-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
0d-
0c-
0p-
0o-
0n-
0m-
0r-
0q-
1$.
1#.
1".
1!.
1~-
1}-
1|-
1{-
1z-
1y-
1x-
1w-
1v-
1u-
1t-
1s-
0&.
0%.
16.
05.
14.
03.
12.
01.
10.
0/.
1..
1-.
0,.
1+.
0*.
1).
0(.
1'.
08.
07.
0:.
09.
0?.
0>.
0=.
0<.
0;.
0I.
0H.
0G.
0F.
0E.
0D.
0C.
0B.
0A.
0@.
0P.
0O.
0N.
0M.
0L.
0K.
0J.
0T.
0S.
0R.
0Q.
0X.
0W.
0V.
0U.
0[.
0Z.
0Y.
0_.
0^.
0].
0\.
0c.
0b.
0a.
0`.
0f.
0e.
0d.
0v.
0u.
0t.
0s.
0r.
0q.
0p.
0o.
0n.
0m.
0l.
0k.
0j.
0i.
0h.
0g.
0{.
0z.
0y.
0x.
0w.
0!/
0~.
0}.
0|.
0%/
0$/
0#/
0"/
0)/
0(/
0'/
0&/
0-/
0,/
0+/
0*/
01/
00/
0//
0./
05/
04/
03/
02/
09/
08/
07/
06/
0=/
0</
0;/
0:/
0A/
0@/
0?/
0>/
0E/
0D/
0C/
0B/
0I/
0H/
0G/
0F/
0M/
0L/
0K/
0J/
0Q/
0P/
0O/
0N/
0U/
0T/
0S/
0R/
0Y/
0X/
0W/
0V/
0]/
0\/
0[/
0Z/
0a/
0`/
0_/
0^/
$end
#10000
1$
1o$
1p$
0v
#20000
b10 %
1)
0$
1%.
1z$
0o$
0p$
1v
1j'
1T'
1p&
1"%
1'"
1#(
1u'
1h'
1v&
1_&
1J&
14&
12%
11%
1v'
1m
1s
1o
1q
1t
#30000
1$
1o$
1p$
0v
1y*
1"+
1!+
1~*
1z*
1{*
1|*
1}*
1K&
1x$
1a#
1^#
1Z#
1V#
1R#
1N#
1J#
1F#
1B#
1p"
1-"
13%
1&#
10%
11#
1D&
1?#
1<#
1,"
19#
16#
17
1>
1=
1<
18
19
1:
1;
1y$
#40000
b10 !
b10 "
b11 %
10
b1 %
0)
0$
1&.
0%.
17.
19.
1~$
0z$
0o$
0p$
1v
1i'
1S'
1w&
1o&
1`&
16&
0'"
1%"
0j'
0T'
0p&
0"%
0&&
0u'
02%
1j'
1T'
1{&
1p&
1;"
1'&
1"%
1*'
1(&
1r
1n
1p
0m
0s
0o
0q
1.(
1H"
1S(
1C"
1m
1s
1o
1q
#50000
1$
1o$
1p$
0v
1H+
1F+
1M+
1K+
1I+
1L+
1J+
1G+
1T(
1Y!
1/(
1V!
1.'
1b!
1|&
1_!
19&
1)&
1!'
1f%
1]!
1Q!
1M(
1j&
1U(
1t&
11(
1p'
1/'
1{'
1}&
1`%
1=%
1:&
1*&
1''
1X'
1g%
1T&
1@%
1.%
1N(
1k&
1F&
1R&
1G&
12(
1((
1'(
1V%
1_'
1T%
xp%
0U&
1j%
1y!
1s!
1\%
1k!
1+&
1]'
1d'
1Y'
1i%
1Z'
xT"
xr%
1o!
1V&
1"!
1m!
1R%
1P&
1L&
1i!
1Y
1a
1W
1_
1^
1f
1\
1d
1b
1Z
1]
1e
1c
1[
1X
1`
xQ"
1g!
14(
1~
xO"
1X&
1$!
16(
1}!
1*(
1|!
0;(
1a'
0W%
0<(
0h%
xn%
0Y%
1o%
xq%
0"!
1k%
1z!
1.&
xK"
0W&
03(
1[%
xM"
1^'
xV"
1X%
1}
1U"
1['
0j%
xW"
xt%
1q!
1p!
1S"
xs%
1Z%
1^%
x$(
1Q&
05(
1!!
x%(
0)(
1Y&
xR"
1h!
0!!
1O"
0Y&
1P"
17(
1""
1+(
1<(
0}
0t'
0Z'
0^%
1p%
0S"
0q!
1n%
10&
xN"
0$!
0~
1K"
1c'
0o%
1T"
1V"
0k%
1r!
1s%
0[%
1r%
x&(
1[&
06(
1%(
0*(
1."
x%(
1R"
0."
1Q"
1t'
xT"
0['
0U"
xr%
1q%
xs%
0P"
xO"
1N"
xp%
1W"
xn%
1t%
xK"
07(
1&(
0+(
1$(
0F
x&(
x$(
xR"
xW"
xV"
xt%
xQ"
xq%
xN"
1F
#60000
b0 !
b0 "
00
0$
07.
09.
0~$
0o$
0p$
1v
1*(
0'(
0%(
0d'
0_'
0Y'
1Y&
0G&
0r%
0p%
1j%
1Z'
0T"
0O"
0K"
0|!
0s!
0o!
0m!
0k!
0i!
1$!
1#!
1"!
02(
0]'
0P&
0F&
0+&
0V%
0T%
0R%
1&&
1+(
0&(
1U"
0<(
0a'
1h%
0^'
1['
1."
1P"
0t%
0q%
1k%
0W"
0R"
0N"
0}!
1q!
0p!
1S"
1L"
16(
0V"
1}
0$(
0Q&
1!!
0Q"
0g!
1~
0.&
1[%
0M"
1;(
1W%
0n%
1o%
0y!
0s%
1^%
0S(
0.(
0*'
0{&
0(&
0'&
0H"
0C"
0;"
xV"
0t'
0i%
0Z'
0c'
x$(
xQ"
xn%
0""
0r!
xs%
xM"
17(
xT"
0[&
x%(
0h!
xO"
00&
xK"
1<(
0X%
0}
xp%
0z!
xr%
xW"
1U&
0j%
0['
0U"
x&(
xR"
xq%
xt%
xN"
1t'
1Y%
0o%
0T"
0F
0V&
0"!
0k%
0V"
0Z%
0^%
0p%
0W"
1F
1W&
0#!
0S"
0q!
0n%
13(
0[%
0r%
0q%
0X&
0$!
0L"
0s%
04(
0~
0K"
0t%
1)(
0Y&
0P"
0M"
15(
0!!
0O"
0N"
0*(
0."
0Q"
06(
0%(
0R"
0+(
0$(
07(
0&(
#70000
1$
1o$
1p$
0v
#80000
b0 %
0$
0&.
0o$
0p$
1v
0v'
0i'
0S'
0w&
0o&
0`&
06&
0%"
0j'
0T'
0p&
0"%
0t
0r
0n
0p
0m
0s
0o
0q
#90000
1$
1o$
1p$
0v
#100000
0$
0o$
0p$
1v
#110000
b111111111111111 (
b11111111111111 (
b1111111111111 (
b111111111111 (
b11111111111 (
b1111111111 (
b111111111 (
b11111111 (
b1111111 (
b111111 (
b11111 (
b1111 (
b111 (
b11 (
b1 (
b0 (
b10101101010101 &
b101101010101 &
b1101010101 &
b101010101 &
b1010101 &
b10101 &
b101 &
b1 &
b0 &
1$
06.
04.
02.
00.
0..
0-.
0+.
0).
0'.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0u-
0t-
0s-
1o$
1p$
0v
0A(
0>(
0,(
0e'
0b'
1^'
xY'
0\&
1[&
xN&
0H&
10&
x-&
0l%
0#"
1}!
x|!
1z!
xx!
0t!
1p!
xo!
0n!
0l!
xf!
1$"
1h!
0B(
0?(
0f'
0]&
0I&
01&
0+"
0{!
08%
06%
0<%
0Q(
0L(
0J(
0-'
0$'
0~&
0z&
0%&
0|%
0,%
0T!
0R!
0P!
0O!
0N!
0M!
1O(
1K(
10(
1)'
1&'
1!&
1-%
1S!
0U(
0N(
01(
0/'
0''
0}&
0*&
0.%
0V(
0}$
0|$
0m%
0L
0K
0J
0I
1c'
x^'
x['
1]&
x[&
1I&
11&
x0&
0;(
0$"
1""
x}!
1{!
xz!
1r!
xq!
xp!
xh!
0<(
0D(
0F(
1@(
0g'
0^&
0E(
03&
0u&
0y'
0m'
0V'
0h&
0d&
08&
0d%
0>%
0:%
0a!
0^!
0\!
0Z!
0X!
0W!
0U!
1z'
1o'
1W'
1s&
1e&
1?%
1;%
1[!
0{'
0p'
0X'
0t&
0k&
1S&
0:&
1_%
0@%
0=%
1`!
0T(
0M(
0K(
0.'
0&'
0!'
0|&
0)&
0!&
0-%
0)'
0S!
0Q!
0O(
00(
0/(
1U(
1N(
11(
1/'
1''
1*&
1.%
1}&
05+
0;+
06+
08+
09+
0:+
07+
0H
0i
0h
0g
0Y
0X
0W
0^
0]
0\
0Z
0[
0j
0l
0k
1f'
xc'
1^&
x]&
1E(
0@(
13&
x1&
1B(
1+"
x""
1u&
x{!
1?(
xr!
xI&
0t'
0z'
0o'
0W'
0j&
0e&
09&
0f%
0?%
0;%
0b!
0_!
0]!
0[!
0Y!
0s&
0V!
1{'
1p'
1X'
1t&
1k&
1@%
1=%
1:&
0((
0R&
0L&
0\%
0U(
0N(
0/'
0''
0}&
0*&
0.%
01(
09(
1~!
1|!
1Y'
0Z&
0M&
0j!
0/&
0,&
0]%
1o!
0w!
0v!
0u!
0e!
0d!
0c!
0?
0C
0E
0@
0A
0B
0D
0f
0_
0e
0a
0`
0b
0c
0d
1Y
1X
1W
1^
1]
1Z
1[
1\
1g'
xf'
x=(
x^&
x3&
1D(
xB(
x+"
xu&
1F(
x?(
xE(
0{'
0p'
0X'
0g%
0k&
0:&
0T&
0@%
0`%
0=%
0t&
1((
1R&
1L&
1\%
0}!
0^'
1['
0N&
0-&
1q!
0p!
0x!
0f!
1@
1A
1B
1H
1D
0F
1f
1_
1e
1a
1`
1c
1d
1b
0Y
0X
0^
0]
0\
0Z
0[
0W
0U
x@(
xg'
xD(
xF(
0((
0L&
0\%
0R&
0""
0c'
0[&
00&
0r!
0z!
0h!
1E
x@
xB
1?
xH
xD
1C
xA
0f
0_
0e
0`
0b
0c
0d
0a
xC(
0B(
0+"
0f'
0]&
01&
0?(
0{!
0I&
xE
x?
xC
0D(
1@(
0g'
1=(
0^&
03&
0F(
0u&
0E(
xu
0H
1C(
0?
0E
0@
0B
0C
0D
0A
1u
#120000
0$
0o$
0p$
1v
#130000
1$
1o$
1p$
0v
#140000
0$
0o$
0p$
1v
#150000
1$
1o$
1p$
0v
#160000
0$
0o$
0p$
1v
#170000
1$
1o$
1p$
0v
#180000
0$
0o$
0p$
1v
#190000
1$
1o$
1p$
0v
#200000
0$
0o$
0p$
1v
#210000
1$
1o$
1p$
0v
#220000
0$
0o$
0p$
1v
#230000
1$
1o$
1p$
0v
#240000
0$
0o$
0p$
1v
#250000
1$
1o$
1p$
0v
#260000
0$
0o$
0p$
1v
#270000
1$
1o$
1p$
0v
#280000
0$
0o$
0p$
1v
#290000
1$
1o$
1p$
0v
#300000
0$
0o$
0p$
1v
#310000
1$
1o$
1p$
0v
#320000
0$
0o$
0p$
1v
#330000
1$
1o$
1p$
0v
#340000
0$
0o$
0p$
1v
#350000
1$
1o$
1p$
0v
#360000
0$
0o$
0p$
1v
#370000
1$
1o$
1p$
0v
#380000
0$
0o$
0p$
1v
#390000
1$
1o$
1p$
0v
#400000
0$
0o$
0p$
1v
#410000
1$
1o$
1p$
0v
#420000
0$
0o$
0p$
1v
#430000
1$
1o$
1p$
0v
#440000
0$
0o$
0p$
1v
#450000
1$
1o$
1p$
0v
#460000
0$
0o$
0p$
1v
#470000
1$
1o$
1p$
0v
#480000
0$
0o$
0p$
1v
#490000
1$
1o$
1p$
0v
#500000
0$
0o$
0p$
1v
#510000
1$
1o$
1p$
0v
#520000
0$
0o$
0p$
1v
#530000
1$
1o$
1p$
0v
#540000
0$
0o$
0p$
1v
#550000
1$
1o$
1p$
0v
#560000
0$
0o$
0p$
1v
#570000
1$
1o$
1p$
0v
#580000
0$
0o$
0p$
1v
#590000
1$
1o$
1p$
0v
#600000
0$
0o$
0p$
1v
#610000
1$
1o$
1p$
0v
#620000
0$
0o$
0p$
1v
#630000
1$
1o$
1p$
0v
#640000
0$
0o$
0p$
1v
#650000
1$
1o$
1p$
0v
#660000
0$
0o$
0p$
1v
#670000
1$
1o$
1p$
0v
#680000
0$
0o$
0p$
1v
#690000
1$
1o$
1p$
0v
#700000
0$
0o$
0p$
1v
#710000
1$
1o$
1p$
0v
#720000
0$
0o$
0p$
1v
#730000
1$
1o$
1p$
0v
#740000
0$
0o$
0p$
1v
#750000
1$
1o$
1p$
0v
#760000
0$
0o$
0p$
1v
#770000
1$
1o$
1p$
0v
#780000
0$
0o$
0p$
1v
#790000
1$
1o$
1p$
0v
#800000
0$
0o$
0p$
1v
#810000
1$
1o$
1p$
0v
#820000
0$
0o$
0p$
1v
#830000
1$
1o$
1p$
0v
#840000
0$
0o$
0p$
1v
#850000
1$
1o$
1p$
0v
#860000
0$
0o$
0p$
1v
#870000
1$
1o$
1p$
0v
#880000
0$
0o$
0p$
1v
#890000
1$
1o$
1p$
0v
#900000
0$
0o$
0p$
1v
#910000
1$
1o$
1p$
0v
#920000
0$
0o$
0p$
1v
#930000
1$
1o$
1p$
0v
#940000
0$
0o$
0p$
1v
#950000
1$
1o$
1p$
0v
#960000
0$
0o$
0p$
1v
#970000
1$
1o$
1p$
0v
#980000
0$
0o$
0p$
1v
#990000
1$
1o$
1p$
0v
#1000000
