// Seed: 4266774925
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output wand id_6,
    input uwire id_7,
    output supply1 id_8
);
  assign id_3 = id_4 & 1;
  wire id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_3 = 32'd42
) (
    output wand id_0,
    input  tri0 _id_1,
    output wand id_2,
    output wand _id_3,
    input  tri1 id_4
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2
  );
  logic [1  *  -1  *  id_3 : id_1] id_6, id_7;
endmodule
