m255
K4
z2
!s99 nomlopt
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/simulation/questa
T_opt
!s110 1697818116
V4[0HOcdC`0WGXbOnTHZ2f3
04 12 12 work top_level_tb test_fixture 1
=1-d0509975fd67-6532a603-312-2324
!s124 OEM10U19 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2021.2;73
Ering_oscillator
Z1 w1697745912
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z7 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd
Z8 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd
l0
L9 1
VVeLcEgNzOBFJ_bc[ZdDn:3
!s100 aDLLz[LT2B[8[^H:8bf2D0
Z9 OL;C;2021.2;73
31
Z10 !s110 1697818114
!i10b 1
Z11 !s108 1697818114.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd|
Z13 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd|
!i113 0
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
Z16 DEx4 work 15 ring_oscillator 0 22 VeLcEgNzOBFJ_bc[ZdDn:3
!i122 0
l36
L27 39
Vk_Z6`f;f5Pk]6gW1G1l@]3
!s100 U:322ILY1ldHD]nEhW[m10
R9
31
R10
!i10b 1
R11
R12
R13
!i113 0
R14
R15
Ero_puf
Z17 w1697754198
R2
R3
R4
R5
R6
!i122 1
R0
Z18 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd
Z19 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd
l0
L23 1
V?iYf20<go@^n2R:FzO7<O0
!s100 TbM<>diX`dDR8RRSl]a5@0
R9
31
Z20 !s110 1697818115
!i10b 1
Z21 !s108 1697818115.000000
Z22 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd|
Z23 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd|
!i113 0
R14
R15
Artl
R16
R2
R3
R4
R5
R6
Z24 DEx4 work 6 ro_puf 0 22 ?iYf20<go@^n2R:FzO7<O0
!i122 1
l61
L46 74
V_>U8296]I`b`;oi<k803=3
!s100 MVbQkIJB>B]eKB8XK]@6Y1
R9
31
R20
!i10b 1
R21
R22
R23
!i113 0
R14
R15
Etop_level
Z25 w1697812116
R2
R3
R4
R5
R6
!i122 2
R0
Z26 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd
Z27 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd
l0
Z28 L11 1
VF0d;K`Do0LWa[cjYk=C`[3
!s100 AMl02<FB[m<S^kRY?9P=A3
R9
31
R20
!i10b 1
R21
Z29 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd|
Z30 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd|
!i113 0
R14
R15
Artl
R24
R2
R3
R4
R5
R6
Z31 DEx4 work 9 top_level 0 22 F0d;K`Do0LWa[cjYk=C`[3
!i122 2
l49
L31 104
VhQIL:K1]7AzA43k:Qn9jd1
!s100 d=_Hm:<WaP<]h2]@:=Q8P0
R9
31
R20
!i10b 1
R21
R29
R30
!i113 0
R14
R15
Etop_level_tb
Z32 w1697812349
R2
R3
R4
R5
R6
!i122 3
R0
Z33 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd
Z34 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd
l0
R28
V<UUdJ;P[<5Pcze==E@oRS0
!s100 ENORcN131h4PG=8U25M3D0
R9
31
R20
!i10b 1
R21
Z35 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd|
Z36 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd|
!i113 0
R14
R15
Atest_fixture
R31
R2
R3
R4
R5
R6
DEx4 work 12 top_level_tb 0 22 <UUdJ;P[<5Pcze==E@oRS0
!i122 3
l33
L20 55
V8WXd23;F_6PBa3TzMa[Pa3
!s100 4d_zCOY1LH5G17bF>MJ1e2
R9
31
R20
!i10b 1
R21
R35
R36
!i113 0
R14
R15
