arch                                   	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_mem32K_40nm_custom_pins.xml	ch_intrinsics.v	313dc5e     	success   	     	765                	895                  	402                 	265                   	8           	8            	35     	99    	130        	1           	0       	3646                 	3.39317       	-692.124            	-3.39317            	48            	4666             	32                                    	3740                       	15                               	4.20931            	-800.772 	-4.20931 	0       	0       	0.673375 	0.6791    	0.98481                  	0.133391            	-1         	-1          	-1         
