<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Example1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Example1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TASTE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TASTE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TASTE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TASTE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TASTE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TASTE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TASTE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TASTE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TASTE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TASTE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TASTE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TASTE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TASTE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TASTE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TASTE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TASTE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TASTE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TASTE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TASTE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TASTE_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TASTE_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TASTE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TASTE_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TASTE_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TASTE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TASTE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="accelerator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="accumulator_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fully_connected2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fully_connected_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fully_connected_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory10Bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_accelerator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_accelerator_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_accumulator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fully_connected_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fully_connected_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_fully_connected_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fully_connected_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_memory10Bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ones_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_xnor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_xnor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="xnor_popcount_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606223387" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606223387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607790156" xil_pn:in_ck="-3993557272622495064" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1607790156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Example1.vhd"/>
      <outfile xil_pn:name="GEN.vhd"/>
      <outfile xil_pn:name="ZestSC1_Host.vhd"/>
      <outfile xil_pn:name="ZestSC1_Interfaces.vhd"/>
      <outfile xil_pn:name="ZestSC1_SRAM.vhd"/>
      <outfile xil_pn:name="accelerator.vhd"/>
      <outfile xil_pn:name="accumulator.vhd"/>
      <outfile xil_pn:name="fully_connected.vhd"/>
      <outfile xil_pn:name="fully_connected2.vhd"/>
      <outfile xil_pn:name="input_layer.vhd"/>
      <outfile xil_pn:name="memory10Bit.vhd"/>
      <outfile xil_pn:name="memory10Bit_output_layer.vhd"/>
      <outfile xil_pn:name="memory3Bit.vhd"/>
      <outfile xil_pn:name="memory3Bit_input_layer.vhd"/>
      <outfile xil_pn:name="num_ones_for.vhd"/>
      <outfile xil_pn:name="output_layer.vhd"/>
      <outfile xil_pn:name="subsample.vhd"/>
      <outfile xil_pn:name="subsample64to3.vhd"/>
      <outfile xil_pn:name="tb_GEN.vhd"/>
      <outfile xil_pn:name="tb_accelerator.vhd"/>
      <outfile xil_pn:name="tb_accumulator.vhd"/>
      <outfile xil_pn:name="tb_fc2.vhd"/>
      <outfile xil_pn:name="tb_fifo.vhd"/>
      <outfile xil_pn:name="tb_fully_connected.vhd"/>
      <outfile xil_pn:name="tb_memory10Bit.vhd"/>
      <outfile xil_pn:name="tb_num_ones_for.vhd"/>
      <outfile xil_pn:name="tb_xnor.vhd"/>
      <outfile xil_pn:name="upsample.vhd"/>
      <outfile xil_pn:name="upsample3_64.vhd"/>
      <outfile xil_pn:name="xnor_popcount.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1607971617" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-515322974482258829" xil_pn:start_ts="1607971617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607971617" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3590272077137865259" xil_pn:start_ts="1607971617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606223387" xil_pn:in_ck="-2674334883656940480" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3792745943568323983" xil_pn:start_ts="1606223387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memory.v"/>
    </transform>
    <transform xil_pn:end_ts="1607790156" xil_pn:in_ck="-3993557272622495064" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1607790156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Example1.vhd"/>
      <outfile xil_pn:name="GEN.vhd"/>
      <outfile xil_pn:name="ZestSC1_Host.vhd"/>
      <outfile xil_pn:name="ZestSC1_Interfaces.vhd"/>
      <outfile xil_pn:name="ZestSC1_SRAM.vhd"/>
      <outfile xil_pn:name="accelerator.vhd"/>
      <outfile xil_pn:name="accumulator.vhd"/>
      <outfile xil_pn:name="fully_connected.vhd"/>
      <outfile xil_pn:name="fully_connected2.vhd"/>
      <outfile xil_pn:name="input_layer.vhd"/>
      <outfile xil_pn:name="memory10Bit.vhd"/>
      <outfile xil_pn:name="memory10Bit_output_layer.vhd"/>
      <outfile xil_pn:name="memory3Bit.vhd"/>
      <outfile xil_pn:name="memory3Bit_input_layer.vhd"/>
      <outfile xil_pn:name="num_ones_for.vhd"/>
      <outfile xil_pn:name="output_layer.vhd"/>
      <outfile xil_pn:name="subsample.vhd"/>
      <outfile xil_pn:name="subsample64to3.vhd"/>
      <outfile xil_pn:name="tb_GEN.vhd"/>
      <outfile xil_pn:name="tb_accelerator.vhd"/>
      <outfile xil_pn:name="tb_accumulator.vhd"/>
      <outfile xil_pn:name="tb_fc2.vhd"/>
      <outfile xil_pn:name="tb_fifo.vhd"/>
      <outfile xil_pn:name="tb_fully_connected.vhd"/>
      <outfile xil_pn:name="tb_memory10Bit.vhd"/>
      <outfile xil_pn:name="tb_num_ones_for.vhd"/>
      <outfile xil_pn:name="tb_xnor.vhd"/>
      <outfile xil_pn:name="upsample.vhd"/>
      <outfile xil_pn:name="upsample3_64.vhd"/>
      <outfile xil_pn:name="xnor_popcount.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1607971626" xil_pn:in_ck="-2830085254320324140" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-812220440730078055" xil_pn:start_ts="1607971617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fully_connected_beh.prj"/>
      <outfile xil_pn:name="tb_fully_connected_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1607971626" xil_pn:in_ck="-8560464443948057472" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5323706671479975620" xil_pn:start_ts="1607971626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fully_connected_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1605657728" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1880371926197347865" xil_pn:start_ts="1605657728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605657728" xil_pn:in_ck="-2674334883656940480" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3792745943568323983" xil_pn:start_ts="1605657728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memory.v"/>
    </transform>
    <transform xil_pn:end_ts="1605657728" xil_pn:in_ck="3980669207868729007" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1605657728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605657728" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1365788287233736495" xil_pn:start_ts="1605657728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605657728" xil_pn:in_ck="3980669207868729007" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1605657728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605657728" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5429794886928604327" xil_pn:start_ts="1605657728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607970183" xil_pn:in_ck="2640773231807522689" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-606073843095827709" xil_pn:start_ts="1607970146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TASTE.lso"/>
      <outfile xil_pn:name="TASTE.ngc"/>
      <outfile xil_pn:name="TASTE.ngr"/>
      <outfile xil_pn:name="TASTE.prj"/>
      <outfile xil_pn:name="TASTE.stx"/>
      <outfile xil_pn:name="TASTE.syr"/>
      <outfile xil_pn:name="TASTE.xst"/>
      <outfile xil_pn:name="TASTE_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1607971493" xil_pn:in_ck="142696459202687481" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8135188316588956838" xil_pn:start_ts="1607971493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607971505" xil_pn:in_ck="6791739162149354606" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-712410900788018174" xil_pn:start_ts="1607971493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TASTE.bld"/>
      <outfile xil_pn:name="TASTE.ngd"/>
      <outfile xil_pn:name="TASTE_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1607971517" xil_pn:in_ck="6998599253455329185" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="2807737517320280974" xil_pn:start_ts="1607971505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TASTE.pcf"/>
      <outfile xil_pn:name="TASTE_map.map"/>
      <outfile xil_pn:name="TASTE_map.mrp"/>
      <outfile xil_pn:name="TASTE_map.ncd"/>
      <outfile xil_pn:name="TASTE_map.ngm"/>
      <outfile xil_pn:name="TASTE_map.xrpt"/>
      <outfile xil_pn:name="TASTE_summary.xml"/>
      <outfile xil_pn:name="TASTE_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1607971522" xil_pn:in_ck="6583102917709461786" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="2120523005717344794" xil_pn:start_ts="1607971517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TASTE_preroute.twr"/>
      <outfile xil_pn:name="TASTE_preroute.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
