Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 14:10:24 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file DDR_SCH_TEST_wrapper_timing_summary_routed.rpt -pb DDR_SCH_TEST_wrapper_timing_summary_routed.pb -rpx DDR_SCH_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DDR_SCH_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.568     -189.071                    123                 2251        0.057        0.000                      0                 2251        0.001        0.000                       0                  1217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
DDR_SCH_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DDR_SCH_TEST_clk_wiz_0_0    {0.000 1.613}        3.226           310.000         
  clkfbout_DDR_SCH_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {0.000 1.087}        2.174           460.000         
  clkfbout_DDR_SCH_TEST_clk_wiz_0_1_1  {0.000 25.000}       50.000          20.000          
clk_fpga_0                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DDR_SCH_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_DDR_SCH_TEST_clk_wiz_0_0                                                                                                                                                      0.001        0.000                       0                    11  
  clkfbout_DDR_SCH_TEST_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1       -1.384      -60.441                     87                  134        0.198        0.000                      0                  134        0.019        0.000                       0                    73  
  clkfbout_DDR_SCH_TEST_clk_wiz_0_1_1                                                                                                                                                   47.845        0.000                       0                     3  
clk_fpga_0                                   2.141        0.000                      0                 2081        0.057        0.000                      0                 2081        4.020        0.000                       0                  1125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                           clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1       -3.568     -130.883                     38                   38        0.110        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DDR_SCH_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  DDR_SCH_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DDR_SCH_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR_SCH_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DDR_SCH_TEST_clk_wiz_0_0
  To Clock:  clk_out1_DDR_SCH_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DDR_SCH_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  DDR_SCH_TEST_i/util_idelay_ctrl_0/inst/dlyctrl/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y149    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y147    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y148    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y145    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y146    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y143    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y144    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y141    DDR_SCH_TEST_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
Min Period  n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y1    DDR_SCH_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  DDR_SCH_TEST_i/util_idelay_ctrl_0/inst/dlyctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DDR_SCH_TEST_clk_wiz_0_0
  To Clock:  clkfbout_DDR_SCH_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DDR_SCH_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    DDR_SCH_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  DDR_SCH_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
  To Clock:  DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  To Clock:  clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1

Setup :           87  Failing Endpoints,  Worst Slack       -1.384ns,  Total Violation      -60.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.048%)  route 1.390ns (66.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y145       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.048%)  route 1.390ns (66.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y145       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.048%)  route 1.390ns (66.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y145       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.051%)  route 1.390ns (66.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y144       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.051%)  route 1.390ns (66.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y144       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.051%)  route 1.390ns (66.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y144       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.384ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.076ns  (logic 0.686ns (33.051%)  route 1.390ns (66.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 4.040 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.540     5.246    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863     4.040    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[28]/C
                         clock pessimism              0.132     4.172    
                         clock uncertainty           -0.105     4.067    
    SLICE_X111Y144       FDRE (Setup_fdre_C_CE)      -0.205     3.862    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[28]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -1.384    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.066ns  (logic 0.686ns (33.200%)  route 1.380ns (66.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.530     5.237    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860     4.037    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/C
                         clock pessimism              0.132     4.169    
                         clock uncertainty           -0.105     4.064    
    SLICE_X111Y138       FDRE (Setup_fdre_C_CE)      -0.205     3.859    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.066ns  (logic 0.686ns (33.200%)  route 1.380ns (66.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.530     5.237    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860     4.037    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/C
                         clock pessimism              0.132     4.169    
                         clock uncertainty           -0.105     4.064    
    SLICE_X111Y138       FDRE (Setup_fdre_C_CE)      -0.205     3.859    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
                            (falling edge-triggered cell IDDR clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.087ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@2.174ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall@1.087ns)
  Data Path Delay:        2.066ns  (logic 0.686ns (33.200%)  route 1.380ns (66.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    2.083ns = ( 3.170 - 1.087 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 fall edge)
                                                      1.087     1.087 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.087 f  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.806     2.893    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -0.900 f  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     0.989    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.090 f  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          2.080     3.170    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/DDR_CLK
    ILOGIC_X1Y141        IDDR                                         f  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        IDDR (Prop_iddr_C_Q2)        0.508     3.678 r  DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/Q2
                         net (fo=5, routed)           0.850     4.528    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DDR_IDATA[1]
    SLICE_X110Y141       LUT5 (Prop_lut5_I1_O)        0.178     4.706 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1/O
                         net (fo=32, routed)          0.530     5.237    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf[31]_i_1_n_0
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612     3.786    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860     4.037    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/C
                         clock pessimism              0.132     4.169    
                         clock uncertainty           -0.105     4.064    
    SLICE_X111Y138       FDRE (Setup_fdre_C_CE)      -0.205     3.859    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]
  -------------------------------------------------------------------
                         required time                          3.859    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                 -1.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.408%)  route 0.065ns (20.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.718     0.720    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.065     0.926    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[2]
    SLICE_X111Y138       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.036 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.036    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[2]
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.994     0.996    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/C
                         clock pessimism             -0.263     0.733    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.105     0.838    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.291ns (80.990%)  route 0.068ns (19.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.719     0.721    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=2, routed)           0.068     0.930    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
    SLICE_X112Y140       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.080 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.080    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[9]
    SLICE_X112Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.263     0.734    
    SLICE_X112Y140       FDRE (Hold_fdre_C_D)         0.134     0.868    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.354%)  route 0.098ns (27.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.718     0.720    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.098     0.959    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[1]
    SLICE_X111Y138       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.074 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.074    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[1]
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.994     0.996    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/C
                         clock pessimism             -0.263     0.733    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.105     0.838    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.251ns (67.676%)  route 0.120ns (32.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.718     0.720    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y139       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.120     0.981    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[6]
    SLICE_X111Y139       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.091 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.091    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[6]
    SLICE_X111Y139       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.994     0.996    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y139       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[6]/C
                         clock pessimism             -0.263     0.733    
    SLICE_X111Y139       FDRE (Hold_fdre_C_D)         0.105     0.838    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.275ns (72.120%)  route 0.106ns (27.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.718     0.720    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDRE (Prop_fdre_C_Q)         0.164     0.884 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.106     0.990    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[3]
    SLICE_X111Y138       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.101 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.101    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[3]
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.994     0.996    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/C
                         clock pessimism             -0.260     0.736    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.105     0.841    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.279ns (72.267%)  route 0.107ns (27.733%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.718     0.720    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y139       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y139       FDRE (Prop_fdre_C_Q)         0.164     0.884 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           0.107     0.991    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[5]
    SLICE_X111Y139       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.106 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.106    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[5]
    SLICE_X111Y139       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.994     0.996    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y139       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[5]/C
                         clock pessimism             -0.260     0.736    
    SLICE_X111Y139       FDRE (Hold_fdre_C_D)         0.105     0.841    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.279ns (72.267%)  route 0.107ns (27.733%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.720     0.722    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.164     0.886 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/Q
                         net (fo=2, routed)           0.107     0.993    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[29]
    SLICE_X111Y145       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.108 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.108    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[29]
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.996     0.998    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/C
                         clock pessimism             -0.260     0.738    
    SLICE_X111Y145       FDRE (Hold_fdre_C_D)         0.105     0.843    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.279ns (72.267%)  route 0.107ns (27.733%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.719     0.721    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y141       FDRE (Prop_fdre_C_Q)         0.164     0.885 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=2, routed)           0.107     0.992    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[13]
    SLICE_X111Y141       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.107 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.107    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[13]
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/C
                         clock pessimism             -0.260     0.737    
    SLICE_X111Y141       FDRE (Hold_fdre_C_D)         0.105     0.842    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.718     0.720    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X109Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/Q
                         net (fo=2, routed)           0.170     1.032    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ESTATE
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.045     1.077 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_i_1/O
                         net (fo=1, routed)           0.000     1.077    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_i_1_n_0
    SLICE_X109Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.992     0.994    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X109Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/C
                         clock pessimism             -0.274     0.720    
    SLICE_X109Y142       FDRE (Hold_fdre_C_D)         0.091     0.811    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.279ns (72.024%)  route 0.108ns (27.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.597     0.597    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.719     0.721    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X112Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y140       FDRE (Prop_fdre_C_Q)         0.164     0.885 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.108     0.993    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ctr_val[9]
    SLICE_X111Y140       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.108 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.108    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_1_in[9]
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]/C
                         clock pessimism             -0.260     0.737    
    SLICE_X111Y140       FDRE (Hold_fdre_C_D)         0.105     0.842    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         2.174       0.700      ILOGIC_X1Y141    DDR_SCH_TEST_i/DDR_WRAPPER_0/U0/IDDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/SD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/isstate_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.174       1.174      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/it_ctl_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.174       1.174      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ldat_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/SD_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/it_ctl_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X110Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/ldat_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y141   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y141   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y141   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y141   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y142   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/isstate_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y140   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y140   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y140   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y138   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y138   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y138   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y138   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y139   DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DDR_SCH_TEST_clk_wiz_0_1_1
  To Clock:  clkfbout_DDR_SCH_TEST_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DDR_SCH_TEST_clk_wiz_0_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    DDR_SCH_TEST_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 0.576ns (7.762%)  route 6.845ns (92.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056     3.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456     3.806 r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           3.748     7.554    DDR_SCH_TEST_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_o[0]
    SLICE_X44Y95         LUT5 (Prop_lut5_I4_O)        0.120     7.674 r  DDR_SCH_TEST_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           3.097    10.771    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.859    13.038    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.312    13.350    
                         clock uncertainty           -0.154    13.196    
    SLICE_X113Y142       FDRE (Setup_fdre_C_D)       -0.284    12.912    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 2.651ns (44.073%)  route 3.364ns (55.927%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.887 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.767     8.655    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.306     8.961 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.961    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.079    12.933    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.563ns (42.388%)  route 3.484ns (57.612%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.773 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.887     8.661    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y101        LUT3 (Prop_lut3_I0_O)        0.332     8.993 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.993    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_D)        0.118    12.972    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 2.343ns (39.499%)  route 3.589ns (60.501%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.550 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.992     8.543    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.335     8.878 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.878    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    12.972    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.581ns (43.607%)  route 3.338ns (56.393%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.741     8.536    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y101        LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.865    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_D)        0.118    12.972    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.577ns (43.763%)  route 3.312ns (56.237%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.715     8.512    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.323     8.835 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.835    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    12.972    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.664ns (45.579%)  route 3.181ns (54.421%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.908 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.584     8.493    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.298     8.791 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.791    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    12.972    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.276ns (39.035%)  route 3.555ns (60.965%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.490 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.958     8.449    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.328     8.777 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.777    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    12.972    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.787ns  (logic 2.439ns (42.147%)  route 3.348ns (57.853%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.682 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.751     8.434    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y101        LUT3 (Prop_lut3_I0_O)        0.299     8.733 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.733    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_D)        0.077    12.931    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.573ns (44.432%)  route 3.218ns (55.568%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.652     2.946    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X36Y93         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.530     3.994    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X36Y93         LUT2 (Prop_lut2_I0_O)        0.150     4.144 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.036     5.180    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     5.554 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.031     6.584    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.326     6.910 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.910    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.460 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.813 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.621     8.435    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.302     8.737 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.737    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.700    12.879    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.081    12.935    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.897%)  route 0.204ns (59.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.659     0.995    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.204     1.340    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.843     1.209    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.283    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.663%)  route 0.214ns (60.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.639     0.975    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.214     1.330    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X38Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.824     1.190    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.264    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.639     0.975    DDR_SCH_TEST_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  DDR_SCH_TEST_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.173     1.289    DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[8]
    SLICE_X38Y98         FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.825     1.191    DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y98         FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.064     1.220    DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.659     0.995    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.171     1.307    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.352    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[28]
    SLICE_X29Y99         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.845     1.211    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.270%)  route 0.198ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.639     0.975    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.198     1.301    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y98         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.826     1.192    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.212    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.659     0.995    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.171     1.307    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.930     1.296    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.639     0.975    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.256     1.372    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X38Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.824     1.190    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.800%)  route 0.187ns (50.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.639     0.975    DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  DDR_SCH_TEST_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.187     1.303    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[25]
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.348 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.000     1.348    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X37Y99         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.825     1.191    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.557     0.893    DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y97         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  DDR_SCH_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.137    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.824     1.190    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.037    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.576     0.912    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.161     1.214    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y92         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.843     1.209    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y126   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y119   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y128   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y127   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y127   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X86Y127   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y127   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y127   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y127   DDR_SCH_TEST_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y96    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    DDR_SCH_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1

Setup :           38  Failing Endpoints,  Worst Slack       -3.568ns,  Total Violation     -130.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.609ns  (logic 0.580ns (36.043%)  route 1.029ns (63.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 32.298 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.725    34.959    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860    32.298    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]/C
                         clock pessimism              0.000    32.298    
                         clock uncertainty           -0.477    31.821    
    SLICE_X111Y138       FDRE (Setup_fdre_C_R)       -0.429    31.392    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[1]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -34.959    
  -------------------------------------------------------------------
                         slack                                 -3.568    

Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.609ns  (logic 0.580ns (36.043%)  route 1.029ns (63.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 32.298 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.725    34.959    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860    32.298    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]/C
                         clock pessimism              0.000    32.298    
                         clock uncertainty           -0.477    31.821    
    SLICE_X111Y138       FDRE (Setup_fdre_C_R)       -0.429    31.392    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[2]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -34.959    
  -------------------------------------------------------------------
                         slack                                 -3.568    

Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.609ns  (logic 0.580ns (36.043%)  route 1.029ns (63.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 32.298 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.725    34.959    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860    32.298    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]/C
                         clock pessimism              0.000    32.298    
                         clock uncertainty           -0.477    31.821    
    SLICE_X111Y138       FDRE (Setup_fdre_C_R)       -0.429    31.392    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[3]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -34.959    
  -------------------------------------------------------------------
                         slack                                 -3.568    

Slack (VIOLATED) :        -3.568ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.609ns  (logic 0.580ns (36.043%)  route 1.029ns (63.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 32.298 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.725    34.959    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.860    32.298    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y138       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]/C
                         clock pessimism              0.000    32.298    
                         clock uncertainty           -0.477    31.821    
    SLICE_X111Y138       FDRE (Setup_fdre_C_R)       -0.429    31.392    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[4]
  -------------------------------------------------------------------
                         required time                         31.392    
                         arrival time                         -34.959    
  -------------------------------------------------------------------
                         slack                                 -3.568    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.796%)  route 0.996ns (63.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 32.301 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.693    34.926    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863    32.301    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]/C
                         clock pessimism              0.000    32.301    
                         clock uncertainty           -0.477    31.824    
    SLICE_X111Y145       FDRE (Setup_fdre_C_R)       -0.429    31.395    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[29]
  -------------------------------------------------------------------
                         required time                         31.395    
                         arrival time                         -34.926    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.796%)  route 0.996ns (63.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 32.301 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.693    34.926    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863    32.301    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]/C
                         clock pessimism              0.000    32.301    
                         clock uncertainty           -0.477    31.824    
    SLICE_X111Y145       FDRE (Setup_fdre_C_R)       -0.429    31.395    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[30]
  -------------------------------------------------------------------
                         required time                         31.395    
                         arrival time                         -34.926    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.796%)  route 0.996ns (63.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 32.301 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.693    34.926    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863    32.301    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y145       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]/C
                         clock pessimism              0.000    32.301    
                         clock uncertainty           -0.477    31.824    
    SLICE_X111Y145       FDRE (Setup_fdre_C_R)       -0.429    31.395    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[31]
  -------------------------------------------------------------------
                         required time                         31.395    
                         arrival time                         -34.926    
  -------------------------------------------------------------------
                         slack                                 -3.532    

Slack (VIOLATED) :        -3.522ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.019%)  route 0.987ns (62.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 32.301 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.683    34.917    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863    32.301    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]/C
                         clock pessimism              0.000    32.301    
                         clock uncertainty           -0.477    31.824    
    SLICE_X111Y144       FDRE (Setup_fdre_C_R)       -0.429    31.395    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[25]
  -------------------------------------------------------------------
                         required time                         31.395    
                         arrival time                         -34.917    
  -------------------------------------------------------------------
                         slack                                 -3.522    

Slack (VIOLATED) :        -3.522ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.019%)  route 0.987ns (62.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 32.301 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.683    34.917    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863    32.301    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]/C
                         clock pessimism              0.000    32.301    
                         clock uncertainty           -0.477    31.824    
    SLICE_X111Y144       FDRE (Setup_fdre_C_R)       -0.429    31.395    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[26]
  -------------------------------------------------------------------
                         required time                         31.395    
                         arrival time                         -34.917    
  -------------------------------------------------------------------
                         slack                                 -3.522    

Slack (VIOLATED) :        -3.522ns  (required time - arrival time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.567ns  (logic 0.580ns (37.019%)  route 0.987ns (62.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 32.301 - 30.435 ) 
    Source Clock Delay      (SCD):    3.350ns = ( 33.350 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        2.056    33.350    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.456    33.806 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.304    34.110    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.124    34.234 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.683    34.917    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        1.612    32.047    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          1.863    32.301    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y144       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]/C
                         clock pessimism              0.000    32.301    
                         clock uncertainty           -0.477    31.824    
    SLICE_X111Y144       FDRE (Setup_fdre_C_R)       -0.429    31.395    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[27]
  -------------------------------------------------------------------
                         required time                         31.395    
                         arrival time                         -34.917    
  -------------------------------------------------------------------
                         slack                                 -3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.266%)  route 0.327ns (63.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.210     1.566    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[10]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y140       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.266%)  route 0.327ns (63.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.210     1.566    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[11]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y140       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.266%)  route 0.327ns (63.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.210     1.566    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[12]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y140       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.266%)  route 0.327ns (63.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.210     1.566    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y140       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y140       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.483%)  route 0.338ns (64.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.221     1.577    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y141       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.483%)  route 0.338ns (64.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.221     1.577    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[14]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y141       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.483%)  route 0.338ns (64.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.221     1.577    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[15]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y141       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.483%)  route 0.338ns (64.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.221     1.577    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y141       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[16]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y141       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.566%)  route 0.352ns (65.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.235     1.591    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[0]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y142       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.566%)  route 0.352ns (65.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DDR_SCH_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.717     1.053    DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y142       FDRE                                         r  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.141     1.194 f  DDR_SCH_TEST_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.117     1.311    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/RESETN
    SLICE_X113Y141       LUT1 (Prop_lut1_I0_O)        0.045     1.356 r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/DRDY_i_1/O
                         net (fo=36, routed)          0.235     1.591    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/p_0_in
    SLICE_X111Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DDR_SCH_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1127, routed)        0.864     0.864    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DDR_SCH_TEST_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DDR_SCH_TEST_i/clk_wiz_1/inst/clk_out1_DDR_SCH_TEST_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DDR_SCH_TEST_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=71, routed)          0.995     0.997    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/MCLK
    SLICE_X111Y142       FDRE                                         r  DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[17]/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.477     1.474    
    SLICE_X111Y142       FDRE (Hold_fdre_C_R)        -0.018     1.456    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.135    





