
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'duazel' on host 'duazel-portable' (Linux_x86_64 version 4.15.0-33-generic) on Fri Aug 31 20:46:21 CEST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area'
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 776 ; free virtual = 8140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 776 ; free virtual = 8140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 777 ; free virtual = 8139
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 777 ; free virtual = 8139
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 758 ; free virtual = 8120
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 766 ; free virtual = 8128
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.37 seconds; current allocated memory: 59.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 59.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div_mul_64s_66ns_129_19_1' to 'div_mul_64s_66ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'div_sub_129ns_129ns_129_2_1' to 'div_sub_129ns_129cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div_mul_64s_66ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'div_sub_129ns_129cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 60.125 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'div_mul_64s_66ns_bkb_MulnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'div_sub_129ns_129cud_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 759 ; free virtual = 8121
INFO: [SYSC 207-301] Generating SystemC RTL for div.
INFO: [VHDL 208-304] Generating VHDL RTL for div.
INFO: [VLOG 209-307] Generating Verilog RTL for div.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:46:40 2018...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Fri Aug 31 20:46:51 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 20:46:51 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log div.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source div.tcl -notrace
Command: synth_design -top div -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29147 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1266.363 ; gain = 80.895 ; free physical = 165 ; free virtual = 7530
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:97]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 19 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 66 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'div_mul_64s_66ns_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:85' bound to instance 'div_mul_64s_66ns_bkb_U1' of component 'div_mul_64s_66ns_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:137]
INFO: [Synth 8-638] synthesizing module 'div_mul_64s_66ns_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:101]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 19 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 66 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'div_mul_64s_66ns_bkb_MulnS_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:12' bound to instance 'div_mul_64s_66ns_bkb_MulnS_0_U' of component 'div_mul_64s_66ns_bkb_MulnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:114]
INFO: [Synth 8-638] synthesizing module 'div_mul_64s_66ns_bkb_MulnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'div_mul_64s_66ns_bkb_MulnS_0' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'div_mul_64s_66ns_bkb' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:101]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 129 - type: integer 
	Parameter din1_WIDTH bound to: 129 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'div_sub_129ns_129cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:139' bound to instance 'div_sub_129ns_129cud_U2' of component 'div_sub_129ns_129cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:152]
INFO: [Synth 8-638] synthesizing module 'div_sub_129ns_129cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:155]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 129 - type: integer 
	Parameter din1_WIDTH bound to: 129 - type: integer 
	Parameter dout_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-3491] module 'div_sub_129ns_129cud_AddSubnS_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:13' bound to instance 'div_sub_129ns_129cud_AddSubnS_0_U' of component 'div_sub_129ns_129cud_AddSubnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:169]
INFO: [Synth 8-638] synthesizing module 'div_sub_129ns_129cud_AddSubnS_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:23]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'div_sub_129ns_129cud_AddSubnS_0_comb_adder' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:115' bound to instance 'u1' of component 'div_sub_129ns_129cud_AddSubnS_0_comb_adder' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'div_sub_129ns_129cud_AddSubnS_0_comb_adder' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:125]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_sub_129ns_129cud_AddSubnS_0_comb_adder' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:125]
	Parameter N bound to: 65 - type: integer 
INFO: [Synth 8-3491] module 'div_sub_129ns_129cud_AddSubnS_0_comb_adder' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:115' bound to instance 'u2' of component 'div_sub_129ns_129cud_AddSubnS_0_comb_adder' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:95]
INFO: [Synth 8-638] synthesizing module 'div_sub_129ns_129cud_AddSubnS_0_comb_adder__parameterized1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:125]
	Parameter N bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div_sub_129ns_129cud_AddSubnS_0_comb_adder__parameterized1' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'div_sub_129ns_129cud_AddSubnS_0' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'div_sub_129ns_129cud' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_sub_129ns_129cud.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'div' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.vhd:25]
WARNING: [Synth 8-3331] design div_sub_129ns_129cud_AddSubnS_0 has unconnected port reset
WARNING: [Synth 8-3331] design div_mul_64s_66ns_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.988 ; gain = 126.520 ; free physical = 208 ; free virtual = 7474
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.988 ; gain = 126.520 ; free physical = 205 ; free virtual = 7472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.988 ; gain = 126.520 ; free physical = 205 ; free virtual = 7472
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1665.449 ; gain = 1.000 ; free physical = 500 ; free virtual = 7714
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1665.449 ; gain = 479.980 ; free physical = 578 ; free virtual = 7791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1665.449 ; gain = 479.980 ; free physical = 578 ; free virtual = 7791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1665.449 ; gain = 479.980 ; free physical = 580 ; free virtual = 7793
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1665.449 ; gain = 479.980 ; free physical = 570 ; free virtual = 7783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	              129 Bit    Registers := 19    
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               63 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                64x67  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               63 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module div_mul_64s_66ns_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 17    
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Multipliers : 
	                64x67  Multipliers := 1     
Module div_sub_129ns_129cud_AddSubnS_0_comb_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
Module div_sub_129ns_129cud_AddSubnS_0_comb_adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 1     
Module div_sub_129ns_129cud_AddSubnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div_mul_64s_66ns_bkb.vhd:63]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff10_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff12_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg.
DSP Report: Generating DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg, operation Mode is: (PCIN>>17)+(A''*BCIN'')'.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: register div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
DSP Report: operator div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/tmp_product is absorbed into DSP div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[43] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/b_reg0_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[15]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff0_reg[17]__0 )
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[66]' (FDE) to 'tmp_6_reg_115_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[67]' (FDE) to 'tmp_6_reg_115_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[68]' (FDE) to 'tmp_6_reg_115_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[69]' (FDE) to 'tmp_6_reg_115_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[70]' (FDE) to 'tmp_6_reg_115_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[71]' (FDE) to 'tmp_6_reg_115_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[72]' (FDE) to 'tmp_6_reg_115_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[73]' (FDE) to 'tmp_6_reg_115_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[74]' (FDE) to 'tmp_6_reg_115_reg[8]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[75]' (FDE) to 'tmp_6_reg_115_reg[9]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[76]' (FDE) to 'tmp_6_reg_115_reg[10]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[77]' (FDE) to 'tmp_6_reg_115_reg[11]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[78]' (FDE) to 'tmp_6_reg_115_reg[12]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[79]' (FDE) to 'tmp_6_reg_115_reg[13]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[80]' (FDE) to 'tmp_6_reg_115_reg[14]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[81]' (FDE) to 'tmp_6_reg_115_reg[15]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[82]' (FDE) to 'tmp_6_reg_115_reg[16]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[83]' (FDE) to 'tmp_6_reg_115_reg[17]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[84]' (FDE) to 'tmp_6_reg_115_reg[18]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[85]' (FDE) to 'tmp_6_reg_115_reg[19]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[86]' (FDE) to 'tmp_6_reg_115_reg[20]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[87]' (FDE) to 'tmp_6_reg_115_reg[21]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[88]' (FDE) to 'tmp_6_reg_115_reg[22]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[89]' (FDE) to 'tmp_6_reg_115_reg[23]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[90]' (FDE) to 'tmp_6_reg_115_reg[24]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[91]' (FDE) to 'tmp_6_reg_115_reg[25]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[92]' (FDE) to 'tmp_6_reg_115_reg[26]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[93]' (FDE) to 'tmp_6_reg_115_reg[27]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[94]' (FDE) to 'tmp_6_reg_115_reg[28]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[95]' (FDE) to 'tmp_6_reg_115_reg[29]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[96]' (FDE) to 'tmp_6_reg_115_reg[30]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[97]' (FDE) to 'tmp_6_reg_115_reg[31]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[98]' (FDE) to 'tmp_6_reg_115_reg[32]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[99]' (FDE) to 'tmp_6_reg_115_reg[33]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[100]' (FDE) to 'tmp_6_reg_115_reg[34]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[101]' (FDE) to 'tmp_6_reg_115_reg[35]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[102]' (FDE) to 'tmp_6_reg_115_reg[36]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[103]' (FDE) to 'tmp_6_reg_115_reg[37]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[104]' (FDE) to 'tmp_6_reg_115_reg[38]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[105]' (FDE) to 'tmp_6_reg_115_reg[39]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[106]' (FDE) to 'tmp_6_reg_115_reg[40]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[107]' (FDE) to 'tmp_6_reg_115_reg[41]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[108]' (FDE) to 'tmp_6_reg_115_reg[42]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[109]' (FDE) to 'tmp_6_reg_115_reg[43]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[110]' (FDE) to 'tmp_6_reg_115_reg[44]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[111]' (FDE) to 'tmp_6_reg_115_reg[45]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[112]' (FDE) to 'tmp_6_reg_115_reg[46]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[113]' (FDE) to 'tmp_6_reg_115_reg[47]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[114]' (FDE) to 'tmp_6_reg_115_reg[48]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[115]' (FDE) to 'tmp_6_reg_115_reg[49]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[116]' (FDE) to 'tmp_6_reg_115_reg[50]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[117]' (FDE) to 'tmp_6_reg_115_reg[51]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[118]' (FDE) to 'tmp_6_reg_115_reg[52]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[119]' (FDE) to 'tmp_6_reg_115_reg[53]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[120]' (FDE) to 'tmp_6_reg_115_reg[54]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[121]' (FDE) to 'tmp_6_reg_115_reg[55]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[122]' (FDE) to 'tmp_6_reg_115_reg[56]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[123]' (FDE) to 'tmp_6_reg_115_reg[57]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[124]' (FDE) to 'tmp_6_reg_115_reg[58]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[125]' (FDE) to 'tmp_6_reg_115_reg[59]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[126]' (FDE) to 'tmp_6_reg_115_reg[60]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[127]' (FDE) to 'tmp_6_reg_115_reg[61]'
INFO: [Synth 8-3886] merging instance 'mul_reg_110_reg[128]' (FDE) to 'tmp_6_reg_115_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_sub_129ns_129cud_U2/div_sub_129ns_129cud_AddSubnS_0_U/ain_s1_reg[26] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[47]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[46]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[45]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[44]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[43]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[42]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[41]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[40]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[39]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[38]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[37]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[36]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[35]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[34]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[33]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[32]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[31]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[47]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[46]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[45]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[44]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[43]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[42]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[41]) is unused and will be removed from module div.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.449 ; gain = 479.980 ; free physical = 507 ; free virtual = 7723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|div         | (A2*B2)'                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN>>17)+(A''*B'')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN>>17)+(A''*B'')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN>>17)+(A''*B'')'    | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN>>17)+(A''*B'')'    | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN>>17)+(A''*B'')'    | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN+(A''*B'')')'       | 18     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|div         | (PCIN>>17)+(A''*BCIN'')' | 16     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1676.449 ; gain = 490.980 ; free physical = 170 ; free virtual = 7389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 1681.449 ; gain = 495.980 ; free physical = 161 ; free virtual = 7380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 159 ; free virtual = 7378
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 152 ; free virtual = 7377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 152 ; free virtual = 7377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 152 ; free virtual = 7376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 152 ; free virtual = 7376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 151 ; free virtual = 7376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 151 ; free virtual = 7376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]    | 15     | 17    | NO           | YES                | NO                | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__0 | 13     | 17    | NO           | YES                | NO                | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[16]__0  | 4      | 17    | NO           | YES                | YES               | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__1 | 10     | 17    | NO           | YES                | NO                | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg[16]__0  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[16]__1  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[16]__1  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg[12]__1  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff6_reg[11]__1  | 8      | 12    | NO           | YES                | YES               | 12     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__2 | 6      | 17    | NO           | YES                | NO                | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[16]__2  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff8_reg[16]__2  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg[12]__2  | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|div         | div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__3 | 3      | 17    | NO           | YES                | NO                | 17     | 0       | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    49|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |    11|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |LUT1      |   129|
|8     |LUT2      |     3|
|9     |LUT3      |   129|
|10    |LUT4      |     2|
|11    |LUT6      |     4|
|12    |SRL16E    |   213|
|13    |FDRE      |   812|
|14    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------------------------------------+------+
|      |Instance                              |Module                                                     |Cells |
+------+--------------------------------------+-----------------------------------------------------------+------+
|1     |top                                   |                                                           |  1358|
|2     |  div_mul_64s_66ns_bkb_U1             |div_mul_64s_66ns_bkb                                       |   633|
|3     |    div_mul_64s_66ns_bkb_MulnS_0_U    |div_mul_64s_66ns_bkb_MulnS_0                               |   633|
|4     |  div_sub_129ns_129cud_U2             |div_sub_129ns_129cud                                       |   228|
|5     |    div_sub_129ns_129cud_AddSubnS_0_U |div_sub_129ns_129cud_AddSubnS_0                            |   228|
|6     |      u2                              |div_sub_129ns_129cud_AddSubnS_0_comb_adder__parameterized1 |    17|
+------+--------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.465 ; gain = 508.996 ; free physical = 151 ; free virtual = 7376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2748 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1694.465 ; gain = 155.535 ; free physical = 218 ; free virtual = 7442
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1694.473 ; gain = 508.996 ; free physical = 218 ; free virtual = 7442
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1694.473 ; gain = 509.109 ; free physical = 223 ; free virtual = 7447
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/synth_1/div.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_utilization_synth.rpt -pb div_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1694.473 ; gain = 0.000 ; free physical = 219 ; free virtual = 7444
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:47:55 2018...
[Fri Aug 31 20:47:55 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 799 ; free virtual = 8020
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/div.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.793 ; gain = 275.332 ; free physical = 132 ; free virtual = 7272
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1460.793 ; gain = 0.000 ; free physical = 143 ; free virtual = 7257
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1967.375 ; gain = 506.582 ; free physical = 142 ; free virtual = 6556
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 20:48:52 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 20:48:52 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log div.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source div.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source div.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1183.336 ; gain = 0.000 ; free physical = 141 ; free virtual = 6196
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1960.945 ; gain = 777.609 ; free physical = 123 ; free virtual = 5086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.961 ; gain = 49.016 ; free physical = 152 ; free virtual = 5102

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 106dc34b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 151 ; free virtual = 5104

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 106dc34b6

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 188 ; free virtual = 5152
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 106dc34b6

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 187 ; free virtual = 5152
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a9f6491c

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 185 ; free virtual = 5154
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a9f6491c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 185 ; free virtual = 5153
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 146e9b31b

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 174 ; free virtual = 5153
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 146e9b31b

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 173 ; free virtual = 5153
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 173 ; free virtual = 5152
Ending Logic Optimization Task | Checksum: 146e9b31b

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 172 ; free virtual = 5152

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 146e9b31b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 170 ; free virtual = 5151

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 146e9b31b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 170 ; free virtual = 5151
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file div_drc_opted.rpt -pb div_drc_opted.pb -rpx div_drc_opted.rpx
Command: report_drc -file div_drc_opted.rpt -pb div_drc_opted.pb -rpx div_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 147 ; free virtual = 5078
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 144 ; free virtual = 5060
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 81f7a5f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 144 ; free virtual = 5060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 144 ; free virtual = 5060

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 589bb720

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2009.961 ; gain = 0.000 ; free physical = 140 ; free virtual = 5056

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c7d4992f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2036.984 ; gain = 27.023 ; free physical = 122 ; free virtual = 5045

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c7d4992f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2036.984 ; gain = 27.023 ; free physical = 122 ; free virtual = 5045
Phase 1 Placer Initialization | Checksum: c7d4992f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2036.984 ; gain = 27.023 ; free physical = 122 ; free virtual = 5045

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 58ee817f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2077.004 ; gain = 67.043 ; free physical = 126 ; free virtual = 5040

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.008 ; gain = 0.000 ; free physical = 135 ; free virtual = 4873

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1fbc71483

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 134 ; free virtual = 4873
Phase 2 Global Placement | Checksum: 20c606cfb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 154 ; free virtual = 4588

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c606cfb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 149 ; free virtual = 4587

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122ca7594

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 138 ; free virtual = 4574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f27e952b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 129 ; free virtual = 4567

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f27e952b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 126 ; free virtual = 4564

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 154ee33ab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 142 ; free virtual = 4536

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 154ee33ab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 129 ; free virtual = 4526

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 154ee33ab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 127 ; free virtual = 4526
Phase 3 Detail Placement | Checksum: 154ee33ab

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 126 ; free virtual = 4525

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f82fa0a0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f82fa0a0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 127 ; free virtual = 4486
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.264. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c27186a5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 140 ; free virtual = 3901
Phase 4.1 Post Commit Optimization | Checksum: c27186a5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 140 ; free virtual = 3901

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c27186a5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 123 ; free virtual = 3891

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c27186a5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 137 ; free virtual = 3903

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ebcd757b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 132 ; free virtual = 3898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ebcd757b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 130 ; free virtual = 3897
Ending Placer Task | Checksum: 84d70546

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 142 ; free virtual = 3913
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2085.008 ; gain = 75.047 ; free physical = 138 ; free virtual = 3914
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2085.008 ; gain = 0.000 ; free physical = 152 ; free virtual = 3942
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file div_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2085.008 ; gain = 0.000 ; free physical = 179 ; free virtual = 3954
INFO: [runtcl-4] Executing : report_utilization -file div_utilization_placed.rpt -pb div_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2085.008 ; gain = 0.000 ; free physical = 182 ; free virtual = 3963
INFO: [runtcl-4] Executing : report_control_sets -verbose -file div_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2085.008 ; gain = 0.000 ; free physical = 174 ; free virtual = 3956
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2085.008 ; gain = 0.000 ; free physical = 149 ; free virtual = 3912
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2df5f50 ConstDB: 0 ShapeSum: 81f7a5f6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 9d848a7e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2247.660 ; gain = 162.652 ; free physical = 125 ; free virtual = 3720
Post Restoration Checksum: NetGraph: 682ff4f1 NumContArr: 3554958d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d848a7e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2247.660 ; gain = 162.652 ; free physical = 129 ; free virtual = 3713

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9d848a7e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2263.660 ; gain = 178.652 ; free physical = 129 ; free virtual = 3700

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9d848a7e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 2263.660 ; gain = 178.652 ; free physical = 129 ; free virtual = 3700
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cf69f2a0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 160 ; free virtual = 3712
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.264  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 19c551ded

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 141 ; free virtual = 3690

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2cab3c7bb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 124 ; free virtual = 3679

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17c276500

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 136 ; free virtual = 3684
Phase 4 Rip-up And Reroute | Checksum: 17c276500

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 136 ; free virtual = 3684

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17c276500

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 136 ; free virtual = 3684

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c276500

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 135 ; free virtual = 3684
Phase 5 Delay and Skew Optimization | Checksum: 17c276500

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 136 ; free virtual = 3685

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9b247e8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 127 ; free virtual = 3681
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.082  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c9b247e8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 125 ; free virtual = 3679
Phase 6 Post Hold Fix | Checksum: 1c9b247e8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 125 ; free virtual = 3679

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0625408 %
  Global Horizontal Routing Utilization  = 0.0703325 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d401627f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2275.480 ; gain = 190.473 ; free physical = 138 ; free virtual = 3674

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d401627f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2277.480 ; gain = 192.473 ; free physical = 137 ; free virtual = 3673

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11fb23feb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2277.480 ; gain = 192.473 ; free physical = 134 ; free virtual = 3674

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.082  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11fb23feb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2277.480 ; gain = 192.473 ; free physical = 135 ; free virtual = 3675
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2277.480 ; gain = 192.473 ; free physical = 156 ; free virtual = 3697

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2277.480 ; gain = 192.473 ; free physical = 143 ; free virtual = 3697
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2277.480 ; gain = 0.000 ; free physical = 128 ; free virtual = 3696
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file div_drc_routed.rpt -pb div_drc_routed.pb -rpx div_drc_routed.rpx
Command: report_drc -file div_drc_routed.rpt -pb div_drc_routed.pb -rpx div_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.508 ; gain = 56.027 ; free physical = 155 ; free virtual = 3641
INFO: [runtcl-4] Executing : report_methodology -file div_methodology_drc_routed.rpt -pb div_methodology_drc_routed.pb -rpx div_methodology_drc_routed.rpx
Command: report_methodology -file div_methodology_drc_routed.rpt -pb div_methodology_drc_routed.pb -rpx div_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/vivado_hls/impl/vhdl/project.runs/impl_1/div_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file div_power_routed.rpt -pb div_power_summary_routed.pb -rpx div_power_routed.rpx
Command: report_power -file div_power_routed.rpt -pb div_power_summary_routed.pb -rpx div_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file div_route_status.rpt -pb div_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file div_timing_summary_routed.rpt -pb div_timing_summary_routed.pb -rpx div_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file div_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file div_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file div_bus_skew_routed.rpt -pb div_bus_skew_routed.pb -rpx div_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:52:06 2018...
[Fri Aug 31 20:52:12 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2012.578 ; gain = 4.000 ; free physical = 1038 ; free virtual = 4752
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2134.906 ; gain = 0.000 ; free physical = 765 ; free virtual = 4611
Restored from archive | CPU: 0.190000 secs | Memory: 1.740257 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2134.906 ; gain = 0.000 ; free physical = 765 ; free virtual = 4610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2134.906 ; gain = 0.000 ; free physical = 728 ; free virtual = 4577


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            vivado_hls
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 20:52:15 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          205
LUT:            422
FF:             813
DSP:             16
BRAM:             0
SRL:            156
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.351
CP achieved post-implementation:    2.417
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 20:52:15 2018...
INFO: [HLS 200-112] Total elapsed time: 354.65 seconds; peak allocated memory: 60.125 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 31 20:52:16 2018...
