{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458450370331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458450370336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 23:06:10 2016 " "Processing started: Sat Mar 19 23:06:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458450370336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458450370336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialtoSpi -c SerialtoSpi " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialtoSpi -c SerialtoSpi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458450370336 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1458450370615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_in.v 2 2 " "Found 2 design units, including 2 entities, in source file uart_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 newClk " "Found entity 1: newClk" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458450379757 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_IN " "Found entity 2: UART_IN" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458450379757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458450379757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_IN " "Elaborating entity \"UART_IN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458450379781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_IN.v(79) " "Verilog HDL assignment warning at UART_IN.v(79): truncated value with size 32 to match size of target (4)" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458450379782 "|UART_IN"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "load UART_IN.v(45) " "Output port \"load\" at UART_IN.v(45) has no driver" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458450379782 "|UART_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newClk newClk:change_CLK " "Elaborating entity \"newClk\" for hierarchy \"newClk:change_CLK\"" {  } { { "UART_IN.v" "change_CLK" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458450379788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_IN.v(19) " "Verilog HDL assignment warning at UART_IN.v(19): truncated value with size 32 to match size of target (16)" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458450379788 "|UART_IN|newClk:change_CLK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_IN.v(33) " "Verilog HDL assignment warning at UART_IN.v(33): truncated value with size 32 to match size of target (16)" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458450379788 "|UART_IN|newClk:change_CLK"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CTS VCC " "Pin \"CTS\" is stuck at VCC" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[0\] VCC " "Pin \"BYTEOUT\[0\]\" is stuck at VCC" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[1\] VCC " "Pin \"BYTEOUT\[1\]\" is stuck at VCC" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[2\] GND " "Pin \"BYTEOUT\[2\]\" is stuck at GND" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[3\] GND " "Pin \"BYTEOUT\[3\]\" is stuck at GND" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[4\] GND " "Pin \"BYTEOUT\[4\]\" is stuck at GND" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[5\] GND " "Pin \"BYTEOUT\[5\]\" is stuck at GND" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[6\] VCC " "Pin \"BYTEOUT\[6\]\" is stuck at VCC" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BYTEOUT\[7\] VCC " "Pin \"BYTEOUT\[7\]\" is stuck at VCC" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|BYTEOUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "load GND " "Pin \"load\" is stuck at GND" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458450380126 "|UART_IN|load"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458450380126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458450380190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458450380549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458450380549 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RTS " "No output dependent on input pin \"RTS\"" {  } { { "UART_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial To SPI/UART_IN.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458450380576 "|UART_IN|RTS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458450380576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458450380576 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458450380576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458450380576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458450380576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458450380585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 19 23:06:20 2016 " "Processing ended: Sat Mar 19 23:06:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458450380585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458450380585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458450380585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458450380585 ""}
