{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 11:28:02 2013 " "Info: Processing started: Mon Mar 04 11:28:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[0\] " "Info: Assuming node \"REG_NUM\[0\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WRITE " "Info: Assuming node \"WRITE\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 712 432 600 728 "WRITE" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WRITE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[1\] " "Info: Assuming node \"REG_NUM\[1\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[2\] " "Info: Assuming node \"REG_NUM\[2\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_NUM\[3\] " "Info: Assuming node \"REG_NUM\[3\]\" is an undefined clock" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_NUM\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1168 984 1048 1216 "inst28" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1040 984 1048 1088 "inst27" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 784 976 1040 832 "inst22" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[0\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WRITE " "Info: No valid register-to-register data paths exist for clock \"WRITE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[1\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[2\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "REG_NUM\[3\] " "Info: No valid register-to-register data paths exist for clock \"REG_NUM\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\] REG_NUM\[1\] CLK 1.932 ns register " "Info: tsu for register \"lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"REG_NUM\[1\]\", clock pin = \"CLK\") is 1.932 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.880 ns + Longest pin register " "Info: + Longest pin to register delay is 6.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns REG_NUM\[1\] 1 CLK PIN_H12 18 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H12; Fanout = 18; CLK Node = 'REG_NUM\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_NUM[1] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.693 ns) + CELL(0.225 ns) 6.725 ns lpm_bustri_8:inst19\|lpm_bustri:lpm_bustri_component\|din\[1\]~6 2 COMB LCCOMB_X23_Y4_N16 1 " "Info: 2: + IC(5.693 ns) + CELL(0.225 ns) = 6.725 ns; Loc. = LCCOMB_X23_Y4_N16; Fanout = 1; COMB Node = 'lpm_bustri_8:inst19\|lpm_bustri:lpm_bustri_component\|din\[1\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.918 ns" { REG_NUM[1] lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.880 ns lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X23_Y4_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.880 ns; Loc. = LCFF_X23_Y4_N17; Fanout = 1; REG Node = 'lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 17.25 % ) " "Info: Total cell delay = 1.187 ns ( 17.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.693 ns ( 82.75 % ) " "Info: Total interconnect delay = 5.693 ns ( 82.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.880 ns" { REG_NUM[1] lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.880 ns" { REG_NUM[1] {} REG_NUM[1]~combout {} lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.693ns 0.000ns } { 0.000ns 0.807ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.038 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 5.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CLK 1 CLK PIN_C12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 1.787 ns inst26 2 COMB LCCOMB_X22_Y23_N12 1 " "Info: 2: + IC(0.925 ns) + CELL(0.053 ns) = 1.787 ns; Loc. = LCCOMB_X22_Y23_N12; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { CLK inst26 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.000 ns) 3.767 ns inst26~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.980 ns) + CELL(0.000 ns) = 3.767 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 912 984 1048 960 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 5.038 ns lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X23_Y4_N17 1 " "Info: 4: + IC(0.653 ns) + CELL(0.618 ns) = 5.038 ns; Loc. = LCFF_X23_Y4_N17; Fanout = 1; REG Node = 'lpm_dff0:inst36\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 29.38 % ) " "Info: Total cell delay = 1.480 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.558 ns ( 70.62 % ) " "Info: Total interconnect delay = 3.558 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { CLK inst26 inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.038 ns" { CLK {} CLK~combout {} inst26 {} inst26~clkctrl {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.925ns 1.980ns 0.653ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.880 ns" { REG_NUM[1] lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.880 ns" { REG_NUM[1] {} REG_NUM[1]~combout {} lpm_bustri_8:inst19|lpm_bustri:lpm_bustri_component|din[1]~6 {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 5.693ns 0.000ns } { 0.000ns 0.807ns 0.225ns 0.155ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.038 ns" { CLK inst26 inst26~clkctrl lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.038 ns" { CLK {} CLK~combout {} inst26 {} inst26~clkctrl {} lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.925ns 1.980ns 0.653ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA\[5\] lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[5\] 12.578 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA\[5\]\" through register \"lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 12.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.338 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns CLK 1 CLK PIN_C12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 760 432 600 776 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.228 ns) 1.975 ns inst27 2 COMB LCCOMB_X22_Y23_N28 1 " "Info: 2: + IC(0.938 ns) + CELL(0.228 ns) = 1.975 ns; Loc. = LCCOMB_X22_Y23_N28; Fanout = 1; COMB Node = 'inst27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { CLK inst27 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1040 984 1048 1088 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.000 ns) 4.042 ns inst27~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(2.067 ns) + CELL(0.000 ns) = 4.042 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst27~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { inst27 inst27~clkctrl } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 1040 984 1048 1088 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 5.338 ns lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X22_Y4_N29 1 " "Info: 4: + IC(0.678 ns) + CELL(0.618 ns) = 5.338 ns; Loc. = LCFF_X22_Y4_N29; Fanout = 1; REG Node = 'lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { inst27~clkctrl lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 31.00 % ) " "Info: Total cell delay = 1.655 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.683 ns ( 69.00 % ) " "Info: Total interconnect delay = 3.683 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.338 ns" { CLK inst27 inst27~clkctrl lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.338 ns" { CLK {} CLK~combout {} inst27 {} inst27~clkctrl {} lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.938ns 2.067ns 0.678ns } { 0.000ns 0.809ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.146 ns + Longest register pin " "Info: + Longest register to pin delay is 7.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X22_Y4_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y4_N29; Fanout = 1; REG Node = 'lpm_dff0:inst37\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.225 ns) 0.434 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19 2 COMB LCCOMB_X22_Y4_N30 1 " "Info: 2: + IC(0.209 ns) + CELL(0.225 ns) = 0.434 ns; Loc. = LCCOMB_X22_Y4_N30; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.357 ns) 2.660 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11 3 COMB LCCOMB_X22_Y23_N26 1 " "Info: 3: + IC(1.869 ns) + CELL(0.357 ns) = 2.660 ns; Loc. = LCCOMB_X22_Y23_N26; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(1.962 ns) 7.146 ns DATA\[5\] 4 PIN PIN_W13 0 " "Info: 4: + IC(2.524 ns) + CELL(1.962 ns) = 7.146 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'DATA\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 DATA[5] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.544 ns ( 35.60 % ) " "Info: Total cell delay = 2.544 ns ( 35.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 64.40 % ) " "Info: Total interconnect delay = 4.602 ns ( 64.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 DATA[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 {} DATA[5] {} } { 0.000ns 0.209ns 1.869ns 2.524ns } { 0.000ns 0.225ns 0.357ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.338 ns" { CLK inst27 inst27~clkctrl lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.338 ns" { CLK {} CLK~combout {} inst27 {} inst27~clkctrl {} lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.938ns 2.067ns 0.678ns } { 0.000ns 0.809ns 0.228ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 DATA[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 {} DATA[5] {} } { 0.000ns 0.209ns 1.869ns 2.524ns } { 0.000ns 0.225ns 0.357ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "REG_NUM\[2\] DATA\[5\] 12.475 ns Longest " "Info: Longest tpd from source pin \"REG_NUM\[2\]\" to destination pin \"DATA\[5\]\" is 12.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns REG_NUM\[2\] 1 CLK PIN_B11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B11; Fanout = 18; CLK Node = 'REG_NUM\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_NUM[2] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.608 ns) + CELL(0.346 ns) 5.763 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19 2 COMB LCCOMB_X22_Y4_N30 1 " "Info: 2: + IC(4.608 ns) + CELL(0.346 ns) = 5.763 ns; Loc. = LCCOMB_X22_Y4_N30; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { REG_NUM[2] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.357 ns) 7.989 ns lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11 3 COMB LCCOMB_X22_Y23_N26 1 " "Info: 3: + IC(1.869 ns) + CELL(0.357 ns) = 7.989 ns; Loc. = LCCOMB_X22_Y23_N26; Fanout = 1; COMB Node = 'lpm_bustri_8:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(1.962 ns) 12.475 ns DATA\[5\] 4 PIN PIN_W13 0 " "Info: 4: + IC(2.524 ns) + CELL(1.962 ns) = 12.475 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'DATA\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 DATA[5] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 992 1792 1968 1008 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.474 ns ( 27.85 % ) " "Info: Total cell delay = 3.474 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.001 ns ( 72.15 % ) " "Info: Total interconnect delay = 9.001 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.475 ns" { REG_NUM[2] lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 DATA[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.475 ns" { REG_NUM[2] {} REG_NUM[2]~combout {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~19 {} lpm_bustri_8:inst15|lpm_bustri:lpm_bustri_component|dout[5]~11 {} DATA[5] {} } { 0.000ns 0.000ns 4.608ns 1.869ns 2.524ns } { 0.000ns 0.809ns 0.346ns 0.357ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\] REG_NUM\[0\] REG_NUM\[0\] 0.636 ns register " "Info: th for register \"lpm_dff0:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"REG_NUM\[0\]\", clock pin = \"REG_NUM\[0\]\") is 0.636 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "REG_NUM\[0\] destination 5.688 ns + Longest register " "Info: + Longest clock path from clock \"REG_NUM\[0\]\" to destination register is 5.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns REG_NUM\[0\] 1 CLK PIN_AA11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 18; CLK Node = 'REG_NUM\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_NUM[0] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.053 ns) 2.460 ns inst22 2 COMB LCCOMB_X22_Y23_N30 1 " "Info: 2: + IC(1.598 ns) + CELL(0.053 ns) = 2.460 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'inst22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { REG_NUM[0] inst22 } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 784 976 1040 832 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.000 ns) 4.417 ns inst22~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.957 ns) + CELL(0.000 ns) = 4.417 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst22~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { inst22 inst22~clkctrl } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 784 976 1040 832 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 5.688 ns lpm_dff0:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X23_Y4_N9 2 " "Info: 4: + IC(0.653 ns) + CELL(0.618 ns) = 5.688 ns; Loc. = LCFF_X23_Y4_N9; Fanout = 2; REG Node = 'lpm_dff0:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { inst22~clkctrl lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 26.02 % ) " "Info: Total cell delay = 1.480 ns ( 26.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.208 ns ( 73.98 % ) " "Info: Total interconnect delay = 4.208 ns ( 73.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { REG_NUM[0] inst22 inst22~clkctrl lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.688 ns" { REG_NUM[0] {} REG_NUM[0]~combout {} inst22 {} inst22~clkctrl {} lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.598ns 1.957ns 0.653ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.201 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns REG_NUM\[0\] 1 CLK PIN_AA11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 18; CLK Node = 'REG_NUM\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_NUM[0] } "NODE_NAME" } } { "RON.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/RON.bdf" { { 808 432 600 824 "REG_NUM\[3..0\]" "" } { 880 715 880 892 "REG_NUM\[0\]" "" } { 936 715 880 948 "REG_NUM\[1\]" "" } { 992 718 880 1004 "REG_NUM\[2\]" "" } { 1048 713 824 1060 "REG_NUM\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.012 ns) + CELL(0.225 ns) 5.046 ns lpm_bustri_8:inst14\|lpm_bustri:lpm_bustri_component\|din\[0\]~7 2 COMB LCCOMB_X23_Y4_N8 1 " "Info: 2: + IC(4.012 ns) + CELL(0.225 ns) = 5.046 ns; Loc. = LCCOMB_X23_Y4_N8; Fanout = 1; COMB Node = 'lpm_bustri_8:inst14\|lpm_bustri:lpm_bustri_component\|din\[0\]~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.237 ns" { REG_NUM[0] lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.201 ns lpm_dff0:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y4_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.201 ns; Loc. = LCFF_X23_Y4_N9; Fanout = 2; REG Node = 'lpm_dff0:inst35\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.189 ns ( 22.86 % ) " "Info: Total cell delay = 1.189 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 77.14 % ) " "Info: Total interconnect delay = 4.012 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { REG_NUM[0] lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { REG_NUM[0] {} REG_NUM[0]~combout {} lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]~7 {} lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.012ns 0.000ns } { 0.000ns 0.809ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { REG_NUM[0] inst22 inst22~clkctrl lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.688 ns" { REG_NUM[0] {} REG_NUM[0]~combout {} inst22 {} inst22~clkctrl {} lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.598ns 1.957ns 0.653ns } { 0.000ns 0.809ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { REG_NUM[0] lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { REG_NUM[0] {} REG_NUM[0]~combout {} lpm_bustri_8:inst14|lpm_bustri:lpm_bustri_component|din[0]~7 {} lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.012ns 0.000ns } { 0.000ns 0.809ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 11:28:03 2013 " "Info: Processing ended: Mon Mar 04 11:28:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
