// Seed: 93195123
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd16
) (
    input wor id_0,
    input tri _id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply1 id_4
);
  assign id_4 = -1;
  assign id_4 = (id_0);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire [id_1 : 1 'b0] id_6;
  logic [-1  !=  id_1 : 1] id_7;
endmodule
