Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o M:/ECE 2029/Lab2Sch/myFullAdder_myFullAdder_sch_tb_isim_beh.exe -prj M:/ECE 2029/Lab2Sch/myFullAdder_myFullAdder_sch_tb_beh.prj work.myFullAdder_myFullAdder_sch_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "M:/ECE 2029/Lab2Sch/myFullAdder.vf" into library work
Analyzing Verilog file "M:/ECE 2029/Lab2Sch/fullAdd_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module OR3
Compiling module XOR3
Compiling module myFullAdder
Compiling module myFullAdder_myFullAdder_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable M:/ECE 2029/Lab2Sch/myFullAdder_myFullAdder_sch_tb_isim_beh.exe
Fuse Memory Usage: 28392 KB
Fuse CPU Usage: 467 ms
