src/xfsbl_partition_load.o src/xfsbl_partition_load.o: \
 ../src/xfsbl_partition_load.c \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_cache.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_types.h ../src/xfsbl_hw.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_printf.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xparameters.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xparameters_ps.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/bspconfig.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xreg_cortexa53.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm_gcc.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xparameters.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_types.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/sleep.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h \
 ../src/xfsbl_config.h ../src/xfsbl_debug.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_printf.h \
 ../src/xfsbl_error.h ../src/xfsbl_hooks.h ../src/xfsbl_misc.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_exception.h \
 ../src/xfsbl_main.h ../src/xfsbl_image_header.h \
 ../src/xfsbl_misc_drivers.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xplatform_info.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xtime_l.h \
 ../src/xfsbl_authentication.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_sha.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_hw.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/sleep.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xcsudma.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xcsudma_hw.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_assert.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xstatus.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xil_cache.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_rsa.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xplatform_info.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_aes.h \
 ../../ddr_test_bsp/psu_cortexa53_0/include/xcsudma.h ../src/xfsbl_bs.h \
 ../src/xfsbl_csu_dma.h \
 D:\cygwin_dir\work\test_u96_ddr\test_u96_ddr.sdk\design_1_wrapper_hw_platform_0/psu_init.h \
 ../src/xfsbl_plpartition_valid.h

../../ddr_test_bsp/psu_cortexa53_0/include/xil_cache.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_types.h:

../src/xfsbl_hw.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_printf.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xparameters.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xparameters_ps.h:

../../ddr_test_bsp/psu_cortexa53_0/include/bspconfig.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xreg_cortexa53.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xpseudo_asm_gcc.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xparameters.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_types.h:

../../ddr_test_bsp/psu_cortexa53_0/include/sleep.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_io.h:

../src/xfsbl_config.h:

../src/xfsbl_debug.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_printf.h:

../src/xfsbl_error.h:

../src/xfsbl_hooks.h:

../src/xfsbl_misc.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_exception.h:

../src/xfsbl_main.h:

../src/xfsbl_image_header.h:

../src/xfsbl_misc_drivers.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xplatform_info.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xtime_l.h:

../src/xfsbl_authentication.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_sha.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_hw.h:

../../ddr_test_bsp/psu_cortexa53_0/include/sleep.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xcsudma.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xcsudma_hw.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_assert.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xstatus.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xil_cache.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_rsa.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xplatform_info.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xsecure_aes.h:

../../ddr_test_bsp/psu_cortexa53_0/include/xcsudma.h:

../src/xfsbl_bs.h:

../src/xfsbl_csu_dma.h:

D:\cygwin_dir\work\test_u96_ddr\test_u96_ddr.sdk\design_1_wrapper_hw_platform_0/psu_init.h:

../src/xfsbl_plpartition_valid.h:
