Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 13:39:27 2020
| Host         : ROG-305-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (201)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (201)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c0/Qreg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: c1/Qreg_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debounce1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce3/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main/state_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main/state_reg[0]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main/state_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/state_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/state_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: main/state_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: main/state_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: main/state_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: main/state_reg[2]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.222        0.000                      0                  151        0.262        0.000                      0                  151        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.106        0.000                      0                  145        0.262        0.000                      0                  145        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.222        0.000                      0                    6        0.713        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.259ns (57.843%)  route 1.646ns (42.157%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y13          FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.419     5.570 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.398    debounce3/counter_reg_n_0_[2]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.299     6.697 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.697    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce3/counter_next0_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  debounce3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    debounce3/counter_next0_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  debounce3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    debounce3/counter_next0_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  debounce3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    debounce3/counter_next0_carry__2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.902 r  debounce3/counter_next0_carry__3/O[3]
                         net (fo=1, routed)           0.819     8.721    debounce3/counter_next0_carry__3_n_4
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.336     9.057 r  debounce3/counter[20]_i_1__2/O
                         net (fo=1, routed)           0.000     9.057    debounce3/counter[20]_i_1__2_n_0
    SLICE_X4Y17          FDPE                                         r  debounce3/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    debounce3/CLK
    SLICE_X4Y17          FDPE                                         r  debounce3/counter_reg[20]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDPE (Setup_fdpe_C_D)        0.075    15.163    debounce3/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.828ns (21.528%)  route 3.018ns (78.472%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y14          FDPE                                         r  debounce3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.607 r  debounce3/counter_reg[0]/Q
                         net (fo=3, routed)           1.256     6.863    debounce3/counter_reg_n_0_[0]
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124     6.987 r  debounce3/FSM_sequential_state[1]_i_3__2/O
                         net (fo=1, routed)           0.950     7.937    debounce3/FSM_sequential_state[1]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  debounce3/FSM_sequential_state[1]_i_2__2/O
                         net (fo=2, routed)           0.812     8.873    debounce3/FSM_sequential_state[1]_i_2__2_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.124     8.997 r  debounce3/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.997    debounce3/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X6Y15          FDCE                                         r  debounce3/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    debounce3/CLK
    SLICE_X6Y15          FDCE                                         r  debounce3/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.077    15.167    debounce3/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.854ns (22.055%)  route 3.018ns (77.945%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y14          FDPE                                         r  debounce3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.607 r  debounce3/counter_reg[0]/Q
                         net (fo=3, routed)           1.256     6.863    debounce3/counter_reg_n_0_[0]
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124     6.987 r  debounce3/FSM_sequential_state[1]_i_3__2/O
                         net (fo=1, routed)           0.950     7.937    debounce3/FSM_sequential_state[1]_i_3__2_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  debounce3/FSM_sequential_state[1]_i_2__2/O
                         net (fo=2, routed)           0.812     8.873    debounce3/FSM_sequential_state[1]_i_2__2_n_0
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.150     9.023 r  debounce3/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.023    debounce3/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X6Y15          FDCE                                         r  debounce3/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    debounce3/CLK
    SLICE_X6Y15          FDCE                                         r  debounce3/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.118    15.208    debounce3/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 2.131ns (56.439%)  route 1.645ns (43.561%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y13          FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.419     5.570 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.398    debounce3/counter_reg_n_0_[2]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.299     6.697 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.697    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce3/counter_next0_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  debounce3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    debounce3/counter_next0_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  debounce3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    debounce3/counter_next0_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  debounce3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.589    debounce3/counter_next0_carry__2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.811 r  debounce3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.818     8.628    debounce3/counter_next0_carry__3_n_7
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.299     8.927 r  debounce3/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.927    debounce3/counter[17]_i_1__2_n_0
    SLICE_X4Y17          FDPE                                         r  debounce3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    debounce3/CLK
    SLICE_X4Y17          FDPE                                         r  debounce3/counter_reg[17]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDPE (Setup_fdpe_C_D)        0.031    15.119    debounce3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 2.143ns (56.558%)  route 1.646ns (43.442%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y13          FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.419     5.570 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.398    debounce3/counter_reg_n_0_[2]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.299     6.697 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.697    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce3/counter_next0_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  debounce3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    debounce3/counter_next0_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  debounce3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    debounce3/counter_next0_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.788 r  debounce3/counter_next0_carry__2/O[3]
                         net (fo=1, routed)           0.819     8.606    debounce3/counter_next0_carry__2_n_4
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.334     8.940 r  debounce3/counter[16]_i_1__2/O
                         net (fo=1, routed)           0.000     8.940    debounce3/counter[16]_i_1__2_n_0
    SLICE_X4Y17          FDPE                                         r  debounce3/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    debounce3/CLK
    SLICE_X4Y17          FDPE                                         r  debounce3/counter_reg[16]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDPE (Setup_fdpe_C_D)        0.075    15.163    debounce3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 debounce1/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce1/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 2.186ns (57.893%)  route 1.590ns (42.107%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.634     5.155    debounce1/CLK
    SLICE_X6Y8           FDPE                                         r  debounce1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDPE (Prop_fdpe_C_Q)         0.478     5.633 f  debounce1/counter_reg[2]/Q
                         net (fo=3, routed)           0.717     6.351    debounce1/counter_reg_n_0_[2]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.295     6.646 r  debounce1/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.646    debounce1/counter_next0_carry_i_3__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.196 r  debounce1/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.196    debounce1/counter_next0_carry_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  debounce1/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.310    debounce1/counter_next0_carry__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  debounce1/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.424    debounce1/counter_next0_carry__1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  debounce1/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.538    debounce1/counter_next0_carry__2_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.760 r  debounce1/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.873     8.632    debounce1/counter_next0_carry__3_n_7
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.299     8.931 r  debounce1/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     8.931    debounce1/counter[17]_i_1__0_n_0
    SLICE_X6Y12          FDPE                                         r  debounce1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.513    14.854    debounce1/CLK
    SLICE_X6Y12          FDPE                                         r  debounce1/counter_reg[17]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y12          FDPE (Setup_fdpe_C_D)        0.077    15.169    debounce1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 debounce2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 2.131ns (57.465%)  route 1.577ns (42.535%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.637     5.158    debounce2/CLK
    SLICE_X1Y7           FDPE                                         r  debounce2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDPE (Prop_fdpe_C_Q)         0.419     5.577 f  debounce2/counter_reg[2]/Q
                         net (fo=3, routed)           0.718     6.295    debounce2/counter_reg_n_0_[2]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.299     6.594 r  debounce2/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.594    debounce2/counter_next0_carry_i_3__1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.144 r  debounce2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.144    debounce2/counter_next0_carry_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  debounce2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.258    debounce2/counter_next0_carry__0_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  debounce2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.372    debounce2/counter_next0_carry__1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.486 r  debounce2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.486    debounce2/counter_next0_carry__2_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.708 r  debounce2/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.860     8.568    debounce2/counter_next0_carry__3_n_7
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.299     8.867 r  debounce2/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     8.867    debounce2/counter[17]_i_1__1_n_0
    SLICE_X1Y11          FDPE                                         r  debounce2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.516    14.857    debounce2/CLK
    SLICE_X1Y11          FDPE                                         r  debounce2/counter_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDPE (Setup_fdpe_C_D)        0.031    15.127    debounce2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.905ns (51.548%)  route 1.791ns (48.452%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y13          FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.419     5.570 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.398    debounce3/counter_reg_n_0_[2]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.299     6.697 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.697    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce3/counter_next0_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.581 r  debounce3/counter_next0_carry__0/O[1]
                         net (fo=1, routed)           0.963     8.544    debounce3/counter_next0_carry__0_n_6
    SLICE_X4Y14          LUT2 (Prop_lut2_I0_O)        0.303     8.847 r  debounce3/counter[6]_i_1__2/O
                         net (fo=1, routed)           0.000     8.847    debounce3/counter[6]_i_1__2_n_0
    SLICE_X4Y14          FDPE                                         r  debounce3/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.512    14.853    debounce3/CLK
    SLICE_X4Y14          FDPE                                         r  debounce3/counter_reg[6]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y14          FDPE (Setup_fdpe_C_D)        0.031    15.122    debounce3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.931ns (51.280%)  route 1.835ns (48.720%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y13          FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.419     5.570 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.398    debounce3/counter_reg_n_0_[2]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.299     6.697 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.697    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce3/counter_next0_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  debounce3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    debounce3/counter_next0_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.583 r  debounce3/counter_next0_carry__1/O[0]
                         net (fo=1, routed)           1.007     8.590    debounce3/counter_next0_carry__1_n_7
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.327     8.917 r  debounce3/counter[9]_i_1__2/O
                         net (fo=1, routed)           0.000     8.917    debounce3/counter[9]_i_1__2_n_0
    SLICE_X6Y15          FDPE                                         r  debounce3/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    debounce3/CLK
    SLICE_X6Y15          FDPE                                         r  debounce3/counter_reg[9]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          FDPE (Setup_fdpe_C_D)        0.118    15.208    debounce3/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 debounce3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 2.065ns (55.695%)  route 1.643ns (44.305%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.630     5.151    debounce3/CLK
    SLICE_X4Y13          FDPE                                         r  debounce3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDPE (Prop_fdpe_C_Q)         0.419     5.570 f  debounce3/counter_reg[2]/Q
                         net (fo=3, routed)           0.827     6.398    debounce3/counter_reg_n_0_[2]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.299     6.697 r  debounce3/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.697    debounce3/counter_next0_carry_i_3__2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.247 r  debounce3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.247    debounce3/counter_next0_carry_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 r  debounce3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    debounce3/counter_next0_carry__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  debounce3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    debounce3/counter_next0_carry__1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.714 r  debounce3/counter_next0_carry__2/O[2]
                         net (fo=1, routed)           0.815     8.529    debounce3/counter_next0_carry__2_n_5
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.330     8.859 r  debounce3/counter[15]_i_1__2/O
                         net (fo=1, routed)           0.000     8.859    debounce3/counter[15]_i_1__2_n_0
    SLICE_X4Y15          FDPE                                         r  debounce3/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    debounce3/CLK
    SLICE_X4Y15          FDPE                                         r  debounce3/counter_reg[15]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDPE (Setup_fdpe_C_D)        0.075    15.165    debounce3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debounce0/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.562     1.445    debounce0/CLK
    SLICE_X9Y14          FDPE                                         r  debounce0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  debounce0/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    debounce0/counter[0]
    SLICE_X9Y14          LUT2 (Prop_lut2_I0_O)        0.045     1.798 r  debounce0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    debounce0/counter_next[0]
    SLICE_X9Y14          FDPE                                         r  debounce0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     1.958    debounce0/CLK
    SLICE_X9Y14          FDPE                                         r  debounce0/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y14          FDPE (Hold_fdpe_C_D)         0.091     1.536    debounce0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    c0/CLK
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c0/Qreg_reg[19]/Q
                         net (fo=2, routed)           0.118     1.731    c0/Qreg_reg[19]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  c0/Qreg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    c0/Qreg_reg[16]_i_1_n_4
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.858     1.985    c0/CLK
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.105     1.577    c0/Qreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    c0/CLK
    SLICE_X5Y16          FDCE                                         r  c0/Qreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  c0/Qreg_reg[23]/Q
                         net (fo=2, routed)           0.118     1.730    c0/Qreg_reg[23]
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  c0/Qreg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    c0/Qreg_reg[20]_i_1_n_4
    SLICE_X5Y16          FDCE                                         r  c0/Qreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.984    c0/CLK
    SLICE_X5Y16          FDCE                                         r  c0/Qreg_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    c0/Qreg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    c0/CLK
    SLICE_X5Y13          FDCE                                         r  c0/Qreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c0/Qreg_reg[11]/Q
                         net (fo=2, routed)           0.120     1.733    c0/Qreg_reg[11]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  c0/Qreg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    c0/Qreg_reg[8]_i_1_n_4
    SLICE_X5Y13          FDCE                                         r  c0/Qreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    c0/CLK
    SLICE_X5Y13          FDCE                                         r  c0/Qreg_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.105     1.577    c0/Qreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    c0/CLK
    SLICE_X5Y14          FDCE                                         r  c0/Qreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c0/Qreg_reg[15]/Q
                         net (fo=2, routed)           0.120     1.733    c0/Qreg_reg[15]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  c0/Qreg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    c0/Qreg_reg[12]_i_1_n_4
    SLICE_X5Y14          FDCE                                         r  c0/Qreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    c0/CLK
    SLICE_X5Y14          FDCE                                         r  c0/Qreg_reg[15]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.105     1.577    c0/Qreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    c0/CLK
    SLICE_X5Y12          FDCE                                         r  c0/Qreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c0/Qreg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.734    c0/Qreg_reg[7]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  c0/Qreg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    c0/Qreg_reg[4]_i_1_n_4
    SLICE_X5Y12          FDCE                                         r  c0/Qreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.860     1.987    c0/CLK
    SLICE_X5Y12          FDCE                                         r  c0/Qreg_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDCE (Hold_fdce_C_D)         0.105     1.578    c0/Qreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.591     1.474    c0/CLK
    SLICE_X5Y11          FDCE                                         r  c0/Qreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c0/Qreg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.735    c0/Qreg_reg[3]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  c0/Qreg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    c0/Qreg_reg[0]_i_1_n_4
    SLICE_X5Y11          FDCE                                         r  c0/Qreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.862     1.989    c0/CLK
    SLICE_X5Y11          FDCE                                         r  c0/Qreg_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.105     1.579    c0/Qreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/Qreg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    c0/CLK
    SLICE_X5Y13          FDCE                                         r  c0/Qreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c0/Qreg_reg[8]/Q
                         net (fo=2, routed)           0.114     1.727    c0/Qreg_reg[8]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  c0/Qreg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    c0/Qreg_reg[8]_i_1_n_7
    SLICE_X5Y13          FDCE                                         r  c0/Qreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    c0/CLK
    SLICE_X5Y13          FDCE                                         r  c0/Qreg_reg[8]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.105     1.577    c0/Qreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    c1/CLK
    SLICE_X2Y16          FDCE                                         r  c1/Qreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  c1/Qreg_reg[14]/Q
                         net (fo=2, routed)           0.127     1.764    c1/Qreg_reg[14]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  c1/Qreg_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.874    c1/Qreg_reg[12]_i_1__0_n_5
    SLICE_X2Y16          FDCE                                         r  c1/Qreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    c1/CLK
    SLICE_X2Y16          FDCE                                         r  c1/Qreg_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.134     1.607    c1/Qreg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/Qreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.591     1.474    c1/CLK
    SLICE_X2Y13          FDCE                                         r  c1/Qreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  c1/Qreg_reg[2]/Q
                         net (fo=2, routed)           0.127     1.765    c1/Qreg_reg[2]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  c1/Qreg_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.875    c1/Qreg_reg[0]_i_1__0_n_5
    SLICE_X2Y13          FDCE                                         r  c1/Qreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.861     1.988    c1/CLK
    SLICE_X2Y13          FDCE                                         r  c1/Qreg_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    c1/Qreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y11    c0/Qreg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    c0/Qreg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    c0/Qreg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    c0/Qreg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    c0/Qreg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    c0/Qreg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    c0/Qreg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y15    c0/Qreg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y15    c0/Qreg_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    debounce0/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   debounce0/counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   debounce0/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    debounce0/counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    debounce0/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    c0/Qreg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    c0/Qreg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    c0/Qreg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    c0/Qreg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    c0/Qreg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    c0/Qreg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    c0/Qreg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    c0/Qreg_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.828ns (19.059%)  route 3.516ns (80.941%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.628     5.149    c0/CLK
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  c0/Qreg_reg[17]/Q
                         net (fo=2, routed)           0.822     6.427    c0/Qreg_reg[17]
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  c0/state_reg[2]_LDC_i_10/O
                         net (fo=1, routed)           0.817     7.368    c0/state_reg[2]_LDC_i_10_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.492 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=6, routed)           1.145     8.637    main/state_reg[1]_C_1
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.124     8.761 f  main/state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.733     9.494    main/state_reg[1]_LDC_i_1_n_0
    SLICE_X0Y18          FDPE                                         f  main/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.509    14.850    main/CLK
    SLICE_X0Y18          FDPE                                         r  main/state_reg[1]_P/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDPE (Recov_fdpe_C_PRE)     -0.359    14.716    main/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.399%)  route 3.440ns (80.601%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.628     5.149    c0/CLK
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  c0/Qreg_reg[17]/Q
                         net (fo=2, routed)           0.822     6.427    c0/Qreg_reg[17]
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  c0/state_reg[2]_LDC_i_10/O
                         net (fo=1, routed)           0.817     7.368    c0/state_reg[2]_LDC_i_10_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.492 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=6, routed)           1.136     8.628    c0/Qreg_reg[23]_0
    SLICE_X1Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.752 f  c0/state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.666     9.417    main/state_reg[2]_C_0
    SLICE_X3Y17          FDCE                                         f  main/state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    main/CLK
    SLICE_X3Y17          FDCE                                         r  main/state_reg[2]_C/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    main/state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.856ns (21.465%)  route 3.132ns (78.535%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.628     5.149    c0/CLK
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  c0/Qreg_reg[17]/Q
                         net (fo=2, routed)           0.822     6.427    c0/Qreg_reg[17]
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  c0/state_reg[2]_LDC_i_10/O
                         net (fo=1, routed)           0.817     7.368    c0/state_reg[2]_LDC_i_10_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.492 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=6, routed)           1.136     8.628    c0/Qreg_reg[23]_0
    SLICE_X1Y16          LUT5 (Prop_lut5_I2_O)        0.152     8.780 f  c0/state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.357     9.137    main/state_reg[2]_P_0
    SLICE_X1Y17          FDPE                                         f  main/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    main/CLK
    SLICE_X1Y17          FDPE                                         r  main/state_reg[2]_P/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.561    14.516    main/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 c0/Qreg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.828ns (20.222%)  route 3.267ns (79.778%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.628     5.149    c0/CLK
    SLICE_X5Y15          FDCE                                         r  c0/Qreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.605 f  c0/Qreg_reg[17]/Q
                         net (fo=2, routed)           0.822     6.427    c0/Qreg_reg[17]
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.124     6.551 r  c0/state_reg[2]_LDC_i_10/O
                         net (fo=1, routed)           0.817     7.368    c0/state_reg[2]_LDC_i_10_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.492 r  c0/state_reg[2]_LDC_i_4/O
                         net (fo=6, routed)           1.138     8.630    main/state_reg[1]_C_1
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.754 f  main/state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.490     9.244    main/state_reg[1]_LDC_i_2_n_0
    SLICE_X0Y17          FDCE                                         f  main/state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    main/CLK
    SLICE_X0Y17          FDCE                                         r  main/state_reg[1]_C/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.672    main/state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 main/state_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.828ns (20.211%)  route 3.269ns (79.789%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.629     5.150    main/CLK
    SLICE_X1Y17          FDPE                                         r  main/state_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.606 f  main/state_reg[2]_P/Q
                         net (fo=3, routed)           1.235     6.842    main/state_reg[2]_P_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.966 f  main/state[2]_C_i_1/O
                         net (fo=7, routed)           0.696     7.661    main/state[2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  main/state_reg[0]_LDC_i_3/O
                         net (fo=2, routed)           0.806     8.591    c0/state_reg[0]_C_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.715 f  c0/state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.532     9.247    main/state_reg[0]_C_0
    SLICE_X6Y16          FDCE                                         f  main/state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.510    14.851    main/CLK
    SLICE_X6Y16          FDCE                                         r  main/state_reg[0]_C/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y16          FDCE (Recov_fdce_C_CLR)     -0.319    14.757    main/state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 main/state_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.090%)  route 3.098ns (78.910%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.629     5.150    main/CLK
    SLICE_X1Y17          FDPE                                         r  main/state_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.456     5.606 r  main/state_reg[2]_P/Q
                         net (fo=3, routed)           1.235     6.842    main/state_reg[2]_P_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.966 r  main/state[2]_C_i_1/O
                         net (fo=7, routed)           0.696     7.661    main/state[2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  main/state_reg[0]_LDC_i_3/O
                         net (fo=2, routed)           0.809     8.594    main/FSM_sequential_state_reg[1]_1
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.718 f  main/state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.358     9.076    main/state_reg[0]_LDC_i_1_n_0
    SLICE_X3Y16          FDPE                                         f  main/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.512    14.853    main/CLK
    SLICE_X3Y16          FDPE                                         r  main/state_reg[0]_P/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDPE (Recov_fdpe_C_PRE)     -0.359    14.733    main/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  5.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 main/state_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.231ns (36.412%)  route 0.403ns (63.588%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    main/CLK
    SLICE_X1Y17          FDPE                                         r  main/state_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  main/state_reg[2]_P/Q
                         net (fo=3, routed)           0.121     1.734    main/state_reg[2]_P_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.779 f  main/state_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           0.121     1.900    main/state_reg[1]_LDC_i_3_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.945 f  main/state_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.162     2.107    main/state_reg[1]_LDC_i_2_n_0
    SLICE_X0Y17          FDCE                                         f  main/state_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.858     1.985    main/CLK
    SLICE_X0Y17          FDCE                                         r  main/state_reg[1]_C/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    main/state_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.303%)  route 0.442ns (65.697%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    c0/CLK
    SLICE_X5Y16          FDCE                                         r  c0/Qreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  c0/Qreg_reg[21]/Q
                         net (fo=2, routed)           0.110     1.722    c0/Qreg_reg[21]
    SLICE_X6Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  c0/state_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.201     1.968    main/state_reg[1]_C_2
    SLICE_X4Y16          LUT6 (Prop_lut6_I3_O)        0.045     2.013 f  main/state_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.145    main/state_reg[0]_LDC_i_1_n_0
    SLICE_X3Y16          FDPE                                         f  main/state_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.859     1.986    main/CLK
    SLICE_X3Y16          FDPE                                         r  main/state_reg[0]_P/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y16          FDPE (Remov_fdpe_C_PRE)     -0.095     1.413    main/state_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.231ns (31.773%)  route 0.496ns (68.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    c0/CLK
    SLICE_X5Y16          FDCE                                         r  c0/Qreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  c0/Qreg_reg[21]/Q
                         net (fo=2, routed)           0.110     1.722    c0/Qreg_reg[21]
    SLICE_X6Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  c0/state_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.211     1.977    c0/Qreg_reg[20]_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.045     2.022 f  c0/state_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.176     2.198    main/state_reg[0]_C_0
    SLICE_X6Y16          FDCE                                         f  main/state_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.984    main/CLK
    SLICE_X6Y16          FDCE                                         r  main/state_reg[0]_C/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    main/state_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.300ns (39.660%)  route 0.456ns (60.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    c1/CLK
    SLICE_X2Y16          FDCE                                         r  c1/Qreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  c1/Qreg_reg[14]/Q
                         net (fo=2, routed)           0.104     1.741    c1/Qreg_reg[14]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.045     1.786 f  c1/state_reg[2]_LDC_i_12/O
                         net (fo=1, routed)           0.050     1.836    c1/state_reg[2]_LDC_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.881 f  c1/state_reg[2]_LDC_i_5/O
                         net (fo=6, routed)           0.169     2.050    c0/state_reg[2]_C
    SLICE_X1Y16          LUT5 (Prop_lut5_I3_O)        0.046     2.096 f  c0/state_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.133     2.230    main/state_reg[2]_P_0
    SLICE_X1Y17          FDPE                                         f  main/state_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.858     1.985    main/CLK
    SLICE_X1Y17          FDPE                                         r  main/state_reg[2]_P/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDPE (Remov_fdpe_C_PRE)     -0.157     1.329    main/state_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 c1/Qreg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.299ns (34.620%)  route 0.565ns (65.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.590     1.473    c1/CLK
    SLICE_X2Y16          FDCE                                         r  c1/Qreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 f  c1/Qreg_reg[14]/Q
                         net (fo=2, routed)           0.104     1.741    c1/Qreg_reg[14]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.045     1.786 f  c1/state_reg[2]_LDC_i_12/O
                         net (fo=1, routed)           0.050     1.836    c1/state_reg[2]_LDC_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.881 f  c1/state_reg[2]_LDC_i_5/O
                         net (fo=6, routed)           0.169     2.050    c0/state_reg[2]_C
    SLICE_X1Y16          LUT5 (Prop_lut5_I1_O)        0.045     2.095 f  c0/state_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.242     2.337    main/state_reg[2]_C_0
    SLICE_X3Y17          FDCE                                         f  main/state_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.858     1.985    main/CLK
    SLICE_X3Y17          FDCE                                         r  main/state_reg[2]_C/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    main/state_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 c0/Qreg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/state_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.122%)  route 0.653ns (73.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    c0/CLK
    SLICE_X5Y16          FDCE                                         r  c0/Qreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  c0/Qreg_reg[21]/Q
                         net (fo=2, routed)           0.110     1.722    c0/Qreg_reg[21]
    SLICE_X6Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  c0/state_reg[2]_LDC_i_3/O
                         net (fo=6, routed)           0.290     2.057    main/state_reg[1]_C_2
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.045     2.102 f  main/state_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.254     2.355    main/state_reg[1]_LDC_i_1_n_0
    SLICE_X0Y18          FDPE                                         f  main/state_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.984    main/CLK
    SLICE_X0Y18          FDPE                                         r  main/state_reg[1]_P/C
                         clock pessimism             -0.478     1.506    
    SLICE_X0Y18          FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    main/state_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.944    





