#[doc = "Register `CNT_ALTERNATE5` reader"]
pub type R = crate::R<CNT_ALTERNATE5_SPEC>;
#[doc = "Register `CNT_ALTERNATE5` writer"]
pub type W = crate::W<CNT_ALTERNATE5_SPEC>;
#[doc = "Field `CNT` reader - Most significant part counter value (TIM2) nullLeast significant part of counter value"]
pub type CNT_R = crate::FieldReader<u32>;
#[doc = "Field `CNT` writer - Most significant part counter value (TIM2) nullLeast significant part of counter value"]
pub type CNT_W<'a, REG> = crate::FieldWriter<'a, REG, 31, u32>;
#[doc = "Field `UIFCPY` reader - UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register"]
pub type UIFCPY_R = crate::BitReader;
#[doc = "Field `UIFCPY` writer - UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register"]
pub type UIFCPY_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:30 - Most significant part counter value (TIM2) nullLeast significant part of counter value"]
    #[inline(always)]
    pub fn cnt(&self) -> CNT_R {
        CNT_R::new(self.bits & 0x7fff_ffff)
    }
    #[doc = "Bit 31 - UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register"]
    #[inline(always)]
    pub fn uifcpy(&self) -> UIFCPY_R {
        UIFCPY_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:30 - Most significant part counter value (TIM2) nullLeast significant part of counter value"]
    #[inline(always)]
    #[must_use]
    pub fn cnt(&mut self) -> CNT_W<CNT_ALTERNATE5_SPEC> {
        CNT_W::new(self, 0)
    }
    #[doc = "Bit 31 - UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register"]
    #[inline(always)]
    #[must_use]
    pub fn uifcpy(&mut self) -> UIFCPY_W<CNT_ALTERNATE5_SPEC> {
        UIFCPY_W::new(self, 31)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "counter\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cnt_alternate5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cnt_alternate5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CNT_ALTERNATE5_SPEC;
impl crate::RegisterSpec for CNT_ALTERNATE5_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cnt_alternate5::R`](R) reader structure"]
impl crate::Readable for CNT_ALTERNATE5_SPEC {}
#[doc = "`write(|w| ..)` method takes [`cnt_alternate5::W`](W) writer structure"]
impl crate::Writable for CNT_ALTERNATE5_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CNT_ALTERNATE5 to value 0"]
impl crate::Resettable for CNT_ALTERNATE5_SPEC {
    const RESET_VALUE: u32 = 0;
}
