

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_52_4'
================================================================
* Date:           Mon May  5 13:02:24 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.127 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_4  |       34|       34|         4|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bank = alloca i32 1"   --->   Operation 7 'alloca' 'bank' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cur_id_V_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cur_id_V_5"   --->   Operation 8 'read' 'cur_id_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bank"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bank_1 = load i6 %bank" [spiking_binam_hls.cpp:56]   --->   Operation 11 'load' 'bank_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i6 %bank_1, i6 32" [spiking_binam_hls.cpp:52]   --->   Operation 12 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln52 = add i6 %bank_1, i6 1" [spiking_binam_hls.cpp:52]   --->   Operation 14 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body31.split, void %if.end52.loopexit.exitStub" [spiking_binam_hls.cpp:52]   --->   Operation 15 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i6 %bank_1" [spiking_binam_hls.cpp:56]   --->   Operation 16 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln56 = shl i6 %bank_1, i6 1" [spiking_binam_hls.cpp:56]   --->   Operation 17 'shl' 'shl_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i5.i1, i8 %cur_id_V_5_read, i5 %trunc_ln56, i1 0" [spiking_binam_hls.cpp:56]   --->   Operation 18 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i14 %tmp_4" [spiking_binam_hls.cpp:56]   --->   Operation 19 'zext' 'zext_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_0_addr = getelementptr i1 %p_ZL14storage_matrix_0, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 20 'getelementptr' 'p_ZL14storage_matrix_0_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_1_addr = getelementptr i1 %p_ZL14storage_matrix_1, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 21 'getelementptr' 'p_ZL14storage_matrix_1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_2_addr = getelementptr i1 %p_ZL14storage_matrix_2, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 22 'getelementptr' 'p_ZL14storage_matrix_2_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_3_addr = getelementptr i1 %p_ZL14storage_matrix_3, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 23 'getelementptr' 'p_ZL14storage_matrix_3_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load = load i14 %p_ZL14storage_matrix_0_addr" [spiking_binam_hls.cpp:56]   --->   Operation 24 'load' 'p_ZL14storage_matrix_0_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load = load i14 %p_ZL14storage_matrix_1_addr" [spiking_binam_hls.cpp:56]   --->   Operation 25 'load' 'p_ZL14storage_matrix_1_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load = load i14 %p_ZL14storage_matrix_2_addr" [spiking_binam_hls.cpp:56]   --->   Operation 26 'load' 'p_ZL14storage_matrix_2_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load = load i14 %p_ZL14storage_matrix_3_addr" [spiking_binam_hls.cpp:56]   --->   Operation 27 'load' 'p_ZL14storage_matrix_3_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln56 = or i6 %shl_ln56, i6 1" [spiking_binam_hls.cpp:56]   --->   Operation 28 'or' 'or_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %cur_id_V_5_read, i6 %or_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 29 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i14 %tmp_6" [spiking_binam_hls.cpp:56]   --->   Operation 30 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_0_addr_1 = getelementptr i1 %p_ZL14storage_matrix_0, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 31 'getelementptr' 'p_ZL14storage_matrix_0_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_1_addr_1 = getelementptr i1 %p_ZL14storage_matrix_1, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 32 'getelementptr' 'p_ZL14storage_matrix_1_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_2_addr_1 = getelementptr i1 %p_ZL14storage_matrix_2, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 33 'getelementptr' 'p_ZL14storage_matrix_2_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_3_addr_1 = getelementptr i1 %p_ZL14storage_matrix_3, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 34 'getelementptr' 'p_ZL14storage_matrix_3_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load_1 = load i14 %p_ZL14storage_matrix_0_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 35 'load' 'p_ZL14storage_matrix_0_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load_1 = load i14 %p_ZL14storage_matrix_1_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 36 'load' 'p_ZL14storage_matrix_1_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load_1 = load i14 %p_ZL14storage_matrix_2_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 37 'load' 'p_ZL14storage_matrix_2_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load_1 = load i14 %p_ZL14storage_matrix_3_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 38 'load' 'p_ZL14storage_matrix_3_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln52 = store i6 %add_ln52, i6 %bank" [spiking_binam_hls.cpp:52]   --->   Operation 39 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body31" [spiking_binam_hls.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i6 %bank_1" [spiking_binam_hls.cpp:52]   --->   Operation 41 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [spiking_binam_hls.cpp:53]   --->   Operation 42 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [spiking_binam_hls.cpp:52]   --->   Operation 43 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load = load i14 %p_ZL14storage_matrix_0_addr" [spiking_binam_hls.cpp:56]   --->   Operation 44 'load' 'p_ZL14storage_matrix_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_0_load, void %for.inc46, void %land.lhs.true" [spiking_binam_hls.cpp:56]   --->   Operation 45 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln52"   --->   Operation 46 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 47 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load = load i14 %p_ZL14storage_matrix_1_addr" [spiking_binam_hls.cpp:56]   --->   Operation 48 'load' 'p_ZL14storage_matrix_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_1_load, void %for.inc46.1, void %land.lhs.true.1" [spiking_binam_hls.cpp:56]   --->   Operation 49 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln52"   --->   Operation 50 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 51 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load = load i14 %p_ZL14storage_matrix_2_addr" [spiking_binam_hls.cpp:56]   --->   Operation 52 'load' 'p_ZL14storage_matrix_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_2_load, void %for.inc46.2, void %land.lhs.true.2" [spiking_binam_hls.cpp:56]   --->   Operation 53 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln52"   --->   Operation 54 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 55 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load = load i14 %p_ZL14storage_matrix_3_addr" [spiking_binam_hls.cpp:56]   --->   Operation 56 'load' 'p_ZL14storage_matrix_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_3_load, void %for.inc46.3, void %land.lhs.true.3" [spiking_binam_hls.cpp:56]   --->   Operation 57 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln52"   --->   Operation 58 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 59 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load_1 = load i14 %p_ZL14storage_matrix_0_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 60 'load' 'p_ZL14storage_matrix_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_0_load_1, void %for.inc46.4, void %land.lhs.true.4" [spiking_binam_hls.cpp:56]   --->   Operation 61 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln52"   --->   Operation 62 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 63 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load_1 = load i14 %p_ZL14storage_matrix_1_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 64 'load' 'p_ZL14storage_matrix_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_1_load_1, void %for.inc46.5, void %land.lhs.true.5" [spiking_binam_hls.cpp:56]   --->   Operation 65 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln52"   --->   Operation 66 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 67 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load_1 = load i14 %p_ZL14storage_matrix_2_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 68 'load' 'p_ZL14storage_matrix_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_2_load_1, void %for.inc46.6, void %land.lhs.true.6" [spiking_binam_hls.cpp:56]   --->   Operation 69 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln52"   --->   Operation 70 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 71 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load_1 = load i14 %p_ZL14storage_matrix_3_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 72 'load' 'p_ZL14storage_matrix_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_3_load_1, void %for.inc46.7, void %land.lhs.true.7" [spiking_binam_hls.cpp:56]   --->   Operation 73 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln52"   --->   Operation 74 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 75 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 1.26>
ST_3 : Operation 76 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 76 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load, i3 0"   --->   Operation 77 'icmp' 'icmp_ln1019' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019, void %for.inc46, void %if.then41" [spiking_binam_hls.cpp:56]   --->   Operation 78 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i64 0, i64 %zext_ln52"   --->   Operation 79 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 80 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 81 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 81 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 82 [1/1] (0.58ns)   --->   "%icmp_ln1019_1 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load, i3 0"   --->   Operation 82 'icmp' 'icmp_ln1019_1' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_1, void %for.inc46.1, void %if.then41.1" [spiking_binam_hls.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i64 0, i64 %zext_ln52"   --->   Operation 84 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 85 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 86 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 86 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln1019_2 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load, i3 0"   --->   Operation 87 'icmp' 'icmp_ln1019_2' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_2, void %for.inc46.2, void %if.then41.2" [spiking_binam_hls.cpp:56]   --->   Operation 88 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i64 0, i64 %zext_ln52"   --->   Operation 89 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 90 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 91 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 91 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 92 [1/1] (0.58ns)   --->   "%icmp_ln1019_3 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load, i3 0"   --->   Operation 92 'icmp' 'icmp_ln1019_3' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_3, void %for.inc46.3, void %if.then41.3" [spiking_binam_hls.cpp:56]   --->   Operation 93 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i64 0, i64 %zext_ln52"   --->   Operation 94 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 95 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 96 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 97 [1/1] (0.58ns)   --->   "%icmp_ln1019_4 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load, i3 0"   --->   Operation 97 'icmp' 'icmp_ln1019_4' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_4, void %for.inc46.4, void %if.then41.4" [spiking_binam_hls.cpp:56]   --->   Operation 98 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i64 0, i64 %zext_ln52"   --->   Operation 99 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 100 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 101 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.58ns)   --->   "%icmp_ln1019_5 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load, i3 0"   --->   Operation 102 'icmp' 'icmp_ln1019_5' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_5, void %for.inc46.5, void %if.then41.5" [spiking_binam_hls.cpp:56]   --->   Operation 103 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i64 0, i64 %zext_ln52"   --->   Operation 104 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 105 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 106 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/1] (0.58ns)   --->   "%icmp_ln1019_6 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load, i3 0"   --->   Operation 107 'icmp' 'icmp_ln1019_6' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_6, void %for.inc46.6, void %if.then41.6" [spiking_binam_hls.cpp:56]   --->   Operation 108 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i64 0, i64 %zext_ln52"   --->   Operation 109 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 110 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 111 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/1] (0.58ns)   --->   "%icmp_ln1019_7 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load, i3 0"   --->   Operation 112 'icmp' 'icmp_ln1019_7' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_7, void %for.inc46.7, void %if.then41.7" [spiking_binam_hls.cpp:56]   --->   Operation 113 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i64 0, i64 %zext_ln52"   --->   Operation 114 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 115 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 116 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 116 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln840 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load, i7 13"   --->   Operation 117 'add' 'add_ln840' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 118 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46" [spiking_binam_hls.cpp:58]   --->   Operation 119 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 120 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 121 [1/1] (0.77ns)   --->   "%add_ln840_1 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load, i7 13"   --->   Operation 121 'add' 'add_ln840_1' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_1, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 122 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.1" [spiking_binam_hls.cpp:58]   --->   Operation 123 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 124 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 125 [1/1] (0.77ns)   --->   "%add_ln840_2 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load, i7 13"   --->   Operation 125 'add' 'add_ln840_2' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_2, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 126 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.2" [spiking_binam_hls.cpp:58]   --->   Operation 127 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 128 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 129 [1/1] (0.77ns)   --->   "%add_ln840_3 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load, i7 13"   --->   Operation 129 'add' 'add_ln840_3' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_3, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 130 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.3" [spiking_binam_hls.cpp:58]   --->   Operation 131 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 132 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 133 [1/1] (0.77ns)   --->   "%add_ln840_4 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load, i7 13"   --->   Operation 133 'add' 'add_ln840_4' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_4, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 134 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.4" [spiking_binam_hls.cpp:58]   --->   Operation 135 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 136 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 137 [1/1] (0.77ns)   --->   "%add_ln840_5 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load, i7 13"   --->   Operation 137 'add' 'add_ln840_5' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 138 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.5" [spiking_binam_hls.cpp:58]   --->   Operation 139 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 140 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 141 [1/1] (0.77ns)   --->   "%add_ln840_6 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load, i7 13"   --->   Operation 141 'add' 'add_ln840_6' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_6, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 142 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.6" [spiking_binam_hls.cpp:58]   --->   Operation 143 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.00>
ST_4 : Operation 144 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 144 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 145 [1/1] (0.77ns)   --->   "%add_ln840_7 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load, i7 13"   --->   Operation 145 'add' 'add_ln840_7' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_7, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 146 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.7" [spiking_binam_hls.cpp:58]   --->   Operation 147 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('bank') [22]  (0 ns)
	'load' operation ('bank', spiking_binam_hls.cpp:56) on local variable 'bank' [27]  (0 ns)
	'shl' operation ('shl_ln56', spiking_binam_hls.cpp:56) [37]  (0 ns)
	'or' operation ('or_ln56', spiking_binam_hls.cpp:56) [100]  (0 ns)
	'getelementptr' operation ('p_ZL14storage_matrix_2_addr_1', spiking_binam_hls.cpp:56) [105]  (0 ns)
	'load' operation ('p_ZL14storage_matrix_2_load_1', spiking_binam_hls.cpp:56) on array 'p_ZL14storage_matrix_2' [135]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('p_ZL14storage_matrix_3_load_1', spiking_binam_hls.cpp:56) on array 'p_ZL14storage_matrix_3' [149]  (1.24 ns)

 <State 3>: 1.26ns
The critical path consists of the following:
	'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer' [48]  (0.677 ns)
	'icmp' operation ('icmp_ln1019') [49]  (0.584 ns)

 <State 4>: 2.13ns
The critical path consists of the following:
	'load' operation ('spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load') on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' [53]  (0.677 ns)
	'add' operation ('add_ln840') [54]  (0.773 ns)
	'store' operation ('store_ln840') of variable 'add_ln840' on array 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v' [55]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
