<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 359.672 ; gain = 0.109 ; free physical = 1153 ; free virtual = 5026" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 359.672 ; gain = 0.109 ; free physical = 1142 ; free virtual = 5026" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 359.898 ; gain = 0.336 ; free physical = 1128 ; free virtual = 5018" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 359.898 ; gain = 0.336 ; free physical = 1121 ; free virtual = 5012" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 487.562 ; gain = 128.000 ; free physical = 1090 ; free virtual = 4986" tag=""/>
	<Message prefix="[XFORM 203-541]" severity="INFO" keynum="789" content="Flattening a loop nest &apos;Loop-1.1&apos; (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:97:16) in function &apos;axis_to_ddr_writer&apos;." tag=""/>
	<Message prefix="[XFORM 203-542]" severity="WARNING" keynum="790" content="Cannot flatten a loop nest &apos;Loop-1&apos; (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:90:17) in function &apos;axis_to_ddr_writer&apos; : 

more than one sub loop." tag=""/>
	<Message prefix="[XFORM 203-811]" severity="INFO" keynum="821" content="Inferring multiple bus burst write of a total cumulative length 512 on port &apos;base_ddr_addr&apos; (AXIS_TO_DDR_WRITER_AXILITE/axis_to_ddr_writer.cpp:138:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 487.562 ; gain = 128.000 ; free physical = 1085 ; free virtual = 4985" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;axis_to_ddr_writer&apos; ..." tag=""/>
	<Message prefix="[SYN 201-107]" severity="WARNING" keynum="557" content="Renaming port name &apos;axis_to_ddr_writer/BASE_ADDRESS&apos; to &apos;axis_to_ddr_writer/BASE_ADDRESS_r&apos; to avoid the conflict with HDL keywords or other object names." tag=""/>
	<Message prefix="[SYN 201-107]" severity="WARNING" keynum="557" content="Renaming port name &apos;axis_to_ddr_writer/FRAME_BUFFER_DIM&apos; to &apos;axis_to_ddr_writer/FRAME_BUFFER_DIM_r&apos; to avoid the conflict with HDL keywords or other object names." tag=""/>
	<Message prefix="[SYN 201-107]" severity="WARNING" keynum="557" content="Renaming port name &apos;axis_to_ddr_writer/FRAME_BUFFER_NUMBER&apos; to &apos;axis_to_ddr_writer/FRAME_BUFFER_NUMBER_r&apos; to avoid the conflict with HDL keywords or other object names." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;axis_to_ddr_writer&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;Loop 1.1&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="107" content="Pipelining loop &apos;memcpy.base_ddr_addr.buffer.gep&apos;." tag=""/>
	<Message prefix="[SCHED 204-61]" severity="INFO" keynum="110" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 18.84 seconds; current allocated memory: 81.488 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-102]" severity="WARNING" keynum="192" content="The specified resource core for memory &apos;buffer&apos; will be ignored if a simpler one can be used." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.06 seconds; current allocated memory: 82.010 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;axis_to_ddr_writer&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/inputStream_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/base_ddr_addr&apos; to &apos;m_axi&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/frame_index_V&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;frame_index_V&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/frame_count&apos; to &apos;ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="384" content="Port &apos;frame_count&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/base_address&apos; to &apos;s_axilite &amp; ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/frame_buffer_dim&apos; to &apos;s_axilite &amp; ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/frame_buffer_offset&apos; to &apos;s_axilite &amp; ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/frame_buffer_number&apos; to &apos;s_axilite &amp; ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axis_to_ddr_writer/update_intr&apos; to &apos;s_axilite &amp; ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;axis_to_ddr_writer&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;inner_index_V&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;FRAME_OFFSET&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;BASE_ADDRESS_r&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;FRAME_BUFFER_DIM_r&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;FRAME_BUFFER_NUMBER_r&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-101]" severity="WARNING" keynum="374" content="Register &apos;frame_count_inner&apos; is power-on initialization." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="364" content="Bundling port &apos;return&apos;, &apos;base_address&apos;, &apos;frame_buffer_dim&apos;, &apos;frame_buffer_offset&apos;, &apos;frame_buffer_number&apos; and &apos;update_intr&apos; to AXI-Lite port AXILiteS." tag=""/>
	<Message prefix="[SYN 201-210]" severity="INFO" keynum="402" content="Renamed object name &apos;axis_to_ddr_writer_buffer&apos; to &apos;axis_to_ddr_writebkb&apos; due to the length limit 20" tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;axis_to_ddr_writer&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.14 seconds; current allocated memory: 83.250 MB." tag=""/>
	<Message prefix="[RTMG 210-278]" severity="INFO" keynum="RTMG_278_1790" content="Implementing memory &apos;axis_to_ddr_writebkb_ram (RAM_2P_BRAM)&apos; using block RAMs." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 487.562 ; gain = 128.000 ; free physical = 1072 ; free virtual = 4979" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for axis_to_ddr_writer." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for axis_to_ddr_writer." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for axis_to_ddr_writer." tag=""/>
	<Message prefix="[HLS 200-112]" severity="INFO" keynum="472" content="Total elapsed time: 19.84 seconds; peak allocated memory: 83.250 MB." tag=""/>
</Messages>
