[["A min-cut placement algorithm for general cell assemblies based on a graph representation.", ["Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=811683", 10], ["A two-dimensional placement algorithm for the master slice LSI layout problem.", ["Satoshi Goto"], "http://dl.acm.org/citation.cfm?id=811684", 7], ["A hierarchical placement procedure with a simple blocking scheme.", ["Shinichi Murai", "Hiroo Tsuji", "Morio Kakinuma", "Kazumichi Sakaguchi", "Chiyoji Tanaka"], "http://dl.acm.org/citation.cfm?id=811685", 6], ["Placement algorithm by partitioning for optimum rectangular placement.", ["Edward P. Stabler", "Victor M. Kureichik", "Valery A. Kalashnikov"], "http://dl.acm.org/citation.cfm?id=811686", 2], ["Incremental processing applied to Steinberg's placement procedure.", ["Harold W. Carter", "Melvin A. Breuer", "Zahir A. Syed"], "http://dl.acm.org/citation.cfm?id=811687", 6], ["The use of color and 3-D temporal and spatial data management techniques in computer-aided design.", ["Wayne E. Carlson", "Richard E. Parent", "Charles A. Csuri"], "http://dl.acm.org/citation.cfm?id=811688", 7], ["A low cost satellite for fast interactive graphics in a time-sharing environment.", ["B. Meyer"], "http://dl.acm.org/citation.cfm?id=811689", 6], ["Concepts of a microcomputer design language.", ["Yaohan Chu"], "http://dl.acm.org/citation.cfm?id=811690", 8], ["The MIMOLA design system a computer aided digital processor design method.", ["Gerhard Zimmermann"], "http://dl.acm.org/citation.cfm?id=811691", 6], ["The MIMOLA design system: Detailed description of the software system.", ["Peter Marwedel"], "http://dl.acm.org/citation.cfm?id=811692", 5], ["Instruction set processor specifications for simulation, evaluation, and synthesis.", ["Mario Barbacci"], "http://dl.acm.org/citation.cfm?id=811693", 9], ["The CMU design automation system: An example of automated data path design.", ["Alice C. Parker", "Donald E. Thomas", "Daniel P. Siewiorek", "Mario Barbacci", "Louis J. Hafer", "G. W. Leive", "Jinchoon Kim"], "http://dl.acm.org/citation.cfm?id=811694", 8], ["Unified Shapes Checker - a checking tool for LSI.", ["Carl R. McCaw"], "http://dl.acm.org/citation.cfm?id=811695", 7], ["Circuit simulation and timing verification based on MOS/LSI mask information.", ["Toshiro Akino", "Masafumi Shimode", "Yukinaga Kurashige", "Toshio Negishi"], "http://dl.acm.org/citation.cfm?id=811696", 7], ["LSI layout checking using bipolar device recognition technique.", ["C. S. Chang"], "http://dl.acm.org/citation.cfm?id=811697", 7], ["CALMOS: A portable software system for the automatic and interactive layout of MOS/LSI.", ["Herman Beke", "Willy Sansen"], "http://dl.acm.org/citation.cfm?id=811698", 7], ["A new circuit placement program for FET chips.", ["K. W. Lallier", "R. K. Jackson"], "http://dl.acm.org/citation.cfm?id=811699", 5], ["An experimental input system of hand-drawn logic circuit diagram for LSI CAD.", ["Mitsuo Ishii", "Masanari Yamamoto", "Michiko Iwasaki", "Hiroshi Shiraishi"], "http://dl.acm.org/citation.cfm?id=811700", 7], ["Automatic pipe routing and material take-off system for chemical plant.", ["Yoshio Matsui", "Hironori Takagi", "Shigekazu Emori", "Norio Masuda", "Shohei Sasabe", "Chuzo Yoshimura", "Toshikazu Shirai", "Susumu Nioh", "Bunzi Kinno"], "http://dl.acm.org/citation.cfm?id=811701", 7], ["Stonewalls: Experiments in intelligent drafting.", ["Chris I. Yessios"], "http://dl.acm.org/citation.cfm?id=811702", 7], ["DRAW3D: Time sharing graphic interaction using a device-space buffer.", ["Nicholas H. Weingarten", "William Kovacs", "Michael Corden"], "http://dl.acm.org/citation.cfm?id=811703", 7], ["Computer simulation of foliage shading in building energy loads.", ["Marc Schiler", "Donald P. Greenberg"], "http://dl.acm.org/citation.cfm?id=811704", 7], ["Multiple fault diagnosis in combinational networks.", ["Charles W. Cha"], "http://dl.acm.org/citation.cfm?id=811705", 7], ["TMEAS, a testability measurement program.", ["John Grason"], "http://dl.acm.org/citation.cfm?id=811706", 6], ["Testing of MOS combinational networks a procedure for efficient fault simulation and test generation.", ["Yacoub M. El-Ziq"], "http://dl.acm.org/citation.cfm?id=811707", 9], ["Behavioral-level test development.", ["William A. Johnson"], "http://dl.acm.org/citation.cfm?id=811708", 9], ["Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation.", ["Eskil Kjelkerud", "Owe Thessen"], "http://dl.acm.org/citation.cfm?id=811709", 5], ["Designers Workbench - efficient and economical design aids.", ["Lawrence A. ONeill", "C. G. Savolaine", "T. J. Thompson", "Jeffery M. Franke", "Robert A. Friedenson", "E. D. Walsh", "P. H. McDonald", "J. R. Breiland", "D. S. Evans"], "http://dl.acm.org/citation.cfm?id=811710", 15], ["A procedure for checking the topological consistency of a 2-D or 3-D finite element mesh.", ["Kenneth Preiss"], "http://dl.acm.org/citation.cfm?id=811711", 7], ["Computer Aided Ship Design and numerically controlled production of towing tank models.", ["David F. Rogers", "Francisco A. Rodriguez", "Steven G. Satterfield"], "http://dl.acm.org/citation.cfm?id=811712", 8], ["Automation of manufacturing planning, shop loading and work measurement in an engineering job shop environment.", ["Edward J. Bresnen"], "http://dl.acm.org/citation.cfm?id=811713", 7], ["A partial solution to fitting large parametric surfaces in computer-aided design systems.", ["Larry Lichten"], "http://dl.acm.org/citation.cfm?id=811714", 7], ["Macrosimulation with Quasi-general Symbolic FET Macromodel and Functional Latency.", ["H. Y. Hsieh", "N. B. Rabbat"], "http://dl.acm.org/citation.cfm?id=811715", 6], ["Methods of modelling digital devices for logic simulation.", ["Eskil Kjelkerud", "Owe Thessen"], "http://dl.acm.org/citation.cfm?id=811716", 7], ["Digital logic simulation at the gate and functional level.", ["Philip S. Wilcox"], "http://dl.acm.org/citation.cfm?id=811717", 7], ["A hybrid scheduling technique for hierarchical logic simulators or \"Close Encounters of the Simulated Kind\".", ["Will Sherwood"], "http://dl.acm.org/citation.cfm?id=811718", 6], ["Efficient simulation of AHPL.", ["Zainalabedin Navabi", "Fredrick J. Hill"], "http://dl.acm.org/citation.cfm?id=811719", 8], ["SILOG: A practical tool for large digital network simulation.", ["Norbert Giambiasi", "A. Miara", "D. Muriach"], "http://dl.acm.org/citation.cfm?id=811720", 9], ["SABLE: A tool for generating structured, multi-level simulations.", ["Dwight D. Hill", "William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=811721", 8], ["Symbolic simulation for correct machine design.", ["William C. Carter", "William H. Joyner Jr.", "Daniel Brand"], "http://dl.acm.org/citation.cfm?id=811722", 7], ["Optimal layout of CMOS functional arrays.", ["Takao Uehara", "William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=811723", 3], ["The minimum width routing of A 2-row 2-layer polycell-layout.", ["Tatsuya Kawamoto", "Yoji Kajitani"], "http://dl.acm.org/citation.cfm?id=811724", 7], ["MIRAGE - a simple-model routing program for the hierarchical layout design of IC masks.", ["Koji Sato", "Takao Nagai", "Hiroyoshi Shimoyama", "Toshihiko Yahara"], "http://dl.acm.org/citation.cfm?id=811725", 8], ["Introduction to silicon compilation.", ["John P. Gray"], "http://dl.acm.org/citation.cfm?id=811726", 2], ["IC specification language.", ["Ron Ayres"], "http://dl.acm.org/citation.cfm?id=811727", 3], ["Bristle Blocks: A silicon compiler.", ["Dave Johannsen"], "http://dl.acm.org/citation.cfm?id=811728", 4], ["Silicon compilation-a hierarchical use of PLAs.", ["Ron Ayres"], "http://dl.acm.org/citation.cfm?id=811729", 13], ["A software system for Automated Placement And Wiring of LSI chips.", ["Pao Tsin Wang", "Paul Bassett"], "http://dl.acm.org/citation.cfm?id=811730", 3], ["Dynamic design rule checking in an interactive printed circuit editor.", ["Tom C. Bennett", "Kim R. Stevens", "William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=811731", 7], ["PC board layout techniques.", ["David R. Johnson"], "http://dl.acm.org/citation.cfm?id=811732", 7], ["The real world of design automation - part II or adapting to the joys of madness (Panel Session).", ["P. H. McDonald"], "http://dl.acm.org/citation.cfm?id=811733", 2], ["\"Views of a vendor\" (Position Paper).", ["Michael J. Cronin"], "http://dl.acm.org/citation.cfm?id=811734", 0], ["Design Automation concerns (Position Paper).", ["J. B. Kane"], "http://dl.acm.org/citation.cfm?id=811735", 2], ["Future of design automation (Position Paper).", ["Paul Losleben"], "http://dl.acm.org/citation.cfm?id=811736", 0], ["Moving a D.A. system from development to production (Position Paper).", ["Waldo George Magnuson Jr."], "http://dl.acm.org/citation.cfm?id=811737", 2], ["Design Automation philosophies (Position Paper).", ["Donald L. Peterson"], "http://dl.acm.org/citation.cfm?id=811738", 0], ["Design verification based on functional abstraction.", ["Sany M. Leinwand", "T. Lamdan"], "http://dl.acm.org/citation.cfm?id=811739", 7], ["Design and verification of large-scale computers by using DDL.", ["Nobuaki Kawato", "Takao Saito", "Fumihiro Maruyama", "Takao Uehara"], "http://dl.acm.org/citation.cfm?id=811740", 7], ["Logic verification system for very large computers using LSI's.", ["Yasuhiro Ohno", "Masayuki Miyoshi", "Katsuya Sato"], "http://dl.acm.org/citation.cfm?id=811741", 8], ["The application of program verification techniques to hardware verification.", ["John A. Darringer"], "http://dl.acm.org/citation.cfm?id=811742", 7], ["Cost effective data entry techniques for design automation.", ["Jerry T. Harvel"], "http://dl.acm.org/citation.cfm?id=811743", 0], ["Electron beam lithography.", ["Faik S. Ozdemir"], "http://dl.acm.org/citation.cfm?id=811744", 9], ["Hughes S&CG custom LSI layouts - 'we did it our way'.", ["R. R. Rath"], "http://dl.acm.org/citation.cfm?id=811745", 6], ["A Computer-Aided Design data base.", ["Stanley Wong", "W. A. Bristol"], "http://dl.acm.org/citation.cfm?id=811746", 5], ["Hierarchical modeling and simulation in VISTA.", ["Robert I. Gardner", "Paul B. Weil"], "http://dl.acm.org/citation.cfm?id=811747", 3], ["A placement capability based on partitioning.", ["Lorretta I. Corrigan"], "http://dl.acm.org/citation.cfm?id=811748", 8], ["A design aids data base for digital components.", ["Daniel J. Sucher", "Donald F. Wann"], "http://dl.acm.org/citation.cfm?id=811749", 7], ["Descriptive databases in some design/manufacturing environments.", ["Edward Marlow Hoskins"], "http://dl.acm.org/citation.cfm?id=811750", 16], ["Component library for an integratel DA system.", ["Kuo-Yen Nieng", "Dennis A. Beckley"], "http://dl.acm.org/citation.cfm?id=811751", 8], ["The design of an efficient data base to support an interactive LSI layout system.", ["James A. Wilmore"], "http://dl.acm.org/citation.cfm?id=811752", 7], ["The complete VLSI design system.", ["M. F. Oakes"], "http://dl.acm.org/citation.cfm?id=811753", 9], ["Topological analysis for VLSI circuits.", ["Paul Losleben", "Kathryn Thompson"], "http://dl.acm.org/citation.cfm?id=811754", 13], ["Placement algorithms for arbitrarily shaped blocks.", ["Bryan Preas", "William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=811755", 7], ["Global router.", ["Jiri Soukup"], "http://dl.acm.org/citation.cfm?id=811756", 4], ["New algorithms for grid-less routing of high density printed circuit boards.", ["S. Pimont"], "http://dl.acm.org/citation.cfm?id=811757", 0], ["A \"lookahead\" router for multilayer printed wiring boards.", ["John C. Foster"], "http://dl.acm.org/citation.cfm?id=811758", 8], ["An application of branch and bound method to automatic printed circuit board routing.", ["Lawrence Dysart", "Mikhail Koifman"], "http://dl.acm.org/citation.cfm?id=811759", 6], ["An interactive routing program with On-line clean-up of sketched routes.", ["Ola A. Marvik"], "http://dl.acm.org/citation.cfm?id=811760", 6], ["An interactive layout system of analog printed wiring boards.", ["Ken-ichi Sahara", "Ken-ichi Kobori", "Ikuo Nishioka"], "http://dl.acm.org/citation.cfm?id=811761", 7], ["An introduction to the N. mPc design environment.", ["Frederic I. Parke"], "http://dl.acm.org/citation.cfm?id=811762", 7], ["The N. mPc system description facility.", ["Charles W. Rose", "Larry A. Rogers", "Ralph Straubs"], "http://dl.acm.org/citation.cfm?id=811763", 9], ["The N.mPc runtime environment.", ["Frederic I. Parke", "Donald C. Hewitt Jr.", "Charles W. Rose"], "http://dl.acm.org/citation.cfm?id=811764", 8], ["An evaluation of the N. mPc design environment.", ["Gregory M. Ordy", "Frederic I. Parke"], "http://dl.acm.org/citation.cfm?id=811765", 6], ["Can C.A.D. meet the VLSI design problems of the 80's?(Panel Discussion).", ["David Gibson"], "http://dl.acm.org/citation.cfm?id=811766", 0], ["Will Disign tools catch up to VLSI design.", ["David Giuliani"], "http://dl.acm.org/citation.cfm?id=811767", 2], ["VLSI - a design challenge.", ["Ronald Waxman"], "http://dl.acm.org/citation.cfm?id=811768", 2], ["VLSI design methodology the problem of the 80's for microprocessor design.", ["Bill Lattin"], "http://dl.acm.org/citation.cfm?id=811769", 2], ["CAD system for VLSI.", ["Warren Wiemann"], "http://dl.acm.org/citation.cfm?id=811770", 0], ["Can CAD meet the VLSI design problems of the 80's?", ["Robert P. Larsen"], "http://dl.acm.org/citation.cfm?id=811771", 0], ["Can CAD meet the VLSI design problems of the 80's.", ["David W. Hightower"], "http://dl.acm.org/citation.cfm?id=811772", 2], ["Computer hardware description languages and their applications.", ["William M. van Cleemput"], "http://dl.acm.org/citation.cfm?id=811773", 7], ["Developments in computer simulation of gate level physical logic.", ["Lionel Bening"], "http://dl.acm.org/citation.cfm?id=811774", 7]]