# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../KeyGen.ip/mul_32bit/mul_32bit/sim/mul_32bit.vhd" \

# Do not sort compile order
nosort
