INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity factorise_tb
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:53]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:54]
ERROR: [VRFC 10-1412] syntax error near wait [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:55]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:56]
ERROR: [VRFC 10-1412] syntax error near wait [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:57]
ERROR: [VRFC 10-91] rsrx is not declared [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:61]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sim_1/new/factorise_tb.vhd ignored due to errors
