POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.2.0.3.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o test_impl_1_syn.udb -ldc test_impl_1.ldc -gui -msgset C:/Users/mtatsumi/my_designs/test/promote.xml test_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'test_impl_1.vm' ...
Reading constraint file 'test_impl_1.ldc' ...
Removing unused logic ...
INFO <35811146> - Signal clk_generation/un1_counter_cry_1_c_0.CIN undriven or does not drive anything - clipped
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'test_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 43 MB
Checksum -- postsyn: ce099dfbdb21a701bf3bc3fbb69b5e9ed440ce4
