
	code for sm_60
		Function : bench
	.headerflags    @"EF_CUDA_SM60 EF_CUDA_PTX_SM(EF_CUDA_SM60)"
                                                                                                                  /* 0x001fc800fe2007f6 */
        /*0008*/                   MOV R1, c[0x0][0x20];                                                          /* 0x4c98078000870001 */
        /*0010*/                   MOV R2, c[0x0][0x140];                                                         /* 0x4c98078005070002 */
        /*0018*/                   MOV R3, c[0x0][0x144];                                                         /* 0x4c98078005170003 */
                                                                                                                  /* 0x091fc40012200071 */
        /*0028*/                   LDG.E R4, [R2+0x4];                                                            /* 0xeed4200000470204 */
        /*0030*/                   LDG.E R0, [R2];                                                                /* 0xeed4200000070200 */
        /*0038*/                   FSETP.GT.FTZ.AND P0, PT, |R4|.reuse, 8.50705917302346158658e+37, PT;           /* 0x36b483fe80070487 */
                                                                                                                  /* 0x021fc000fc4007ec */
        /*0048*/                   FMUL.FTZ R5, R4, 0.25;                                                         /* 0x3868103e80070405 */
        /*0050*/                   SEL R4, R5, R4, P0;                                                            /* 0x5ca0000000470504 */
        /*0058*/         {         FMUL.FTZ R5, R0, 0.25;                                                         /* 0x3868103e80070005 */
        /*0068*/                   MUFU.RCP R4, R4;        }                                                      /* 0x003fc800fec00716 */
                                                                                                                  /* 0x5080000000470404 */
        /*0070*/                   SEL R5, R5, R0, P0;                                                            /* 0x5ca0000000070505 */
        /*0078*/                   FMUL.FTZ R0, R4, R5;                                                           /* 0x5c68100000570400 */
                                                                                                                  /* 0x001ffc00ffe000f1 */
        /*0088*/                   STG.E [R2], R0;                                                                /* 0xeedc200000070200 */
        /*0090*/                   EXIT;                                                                          /* 0xe30000000007000f */
        /*0098*/                   BRA 0x98;                                                                      /* 0xe2400fffff87000f */
                                                                                                                  /* 0x001f8000fc0007e0 */
        /*00a8*/                   NOP;                                                                           /* 0x50b0000000070f00 */
        /*00b0*/                   NOP;                                                                           /* 0x50b0000000070f00 */
        /*00b8*/                   NOP;                                                                           /* 0x50b0000000070f00 */
		......................


