#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 26 16:27:50 2024
# Process ID: 33048
# Current directory: E:/GitHub Projects/216BProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15280 E:\GitHub Projects\216BProject\ECE216BNew.xpr
# Log file: E:/GitHub Projects/216BProject/vivado.log
# Journal file: E:/GitHub Projects/216BProject\vivado.jou
# Running On: Vicky-089f, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16495 MB
#-----------------------------------------------------------
start_gui
open_project {E:/GitHub Projects/216BProject/ECE216BNew.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
run all
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
delete_bd_objs [get_bd_nets CADA_MEMControl_1_MEMout] [get_bd_nets mem_to_array_1_0_to_array] [get_bd_cells mem_to_array_1_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mem_to_array_1 mem_to_array_1_0
update_module_reference MEMDesign_CADA_MEMControl_0_0
update_module_reference MEMDesign_CADA_LaneSplit_0_0
update_module_reference MEMDesign_CADA_MEMControl_0_1
update_module_reference MEMDesign_mem_to_array_1_0_2
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins CADA_MEMControl_1/MEMout] [get_bd_pins mem_to_array_1_0/from_mem]
connect_bd_net [get_bd_pins mem_to_array_1_0/to_array] [get_bd_pins ArrayTop_0/dataIn]
save_bd_design
close_sim
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
current_wave_config {Hw3Hw_TB_behav.wcfg}
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_1/douta}} 
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
relaunch_sim
current_wave_config {Hw3Hw_TB_behav.wcfg}
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/clka}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/rsta}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/ena}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/wea}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/addra}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/dina}} {{/tb2/EE216B_MEM_i/MEMDesign_i/blk_mem_gen_0/douta}} 
relaunch_sim
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_1/clka]
connect_bd_net [get_bd_ports rst] [get_bd_pins blk_mem_gen_1/rsta]
save_bd_design
close_sim
generate_target Simulation [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}]
export_ip_user_files -of_objects [get_files {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}}] -directory {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/sim_scripts} -ip_user_files_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files} -ipstatic_source_dir {E:/GitHub Projects/216BProject/ECE216BNew.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/modelsim} {questa=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/questa} {riviera=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/riviera} {activehdl=E:/GitHub Projects/216BProject/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_bd_design {E:/GitHub Projects/216BProject/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
launch_simulation
open_wave_config {E:/GitHub Projects/216BProject/Hw3Hw_TB_behav.wcfg}
source tb2.tcl
relaunch_sim
relaunch_sim
