{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665493350158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665493350158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 20:02:30 2022 " "Processing started: Tue Oct 11 20:02:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665493350158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493350158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Four_bit_binary_to_2_digit_7_seg -c Four_bit_binary_to_2_digit_7_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Four_bit_binary_to_2_digit_7_seg -c Four_bit_binary_to_2_digit_7_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493350158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665493350449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665493350449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdc_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDC_to_7_segmen-data_process " "Found design unit 1: BDC_to_7_segmen-data_process" {  } { { "BDC_to_7_segmen.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BDC_to_7_segmen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357497 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDC_to_7_segmen " "Found entity 1: BDC_to_7_segmen" {  } { { "BDC_to_7_segmen.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BDC_to_7_segmen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493357497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_2_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_2_digit_7_seg_display-Behavioral" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357498 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_2_digit_7_seg_display " "Found entity 1: BCD_2_digit_7_seg_display" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493357498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_binary_to_2_digit_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_binary_to_2_digit_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_binary_to_2_digit_7_seg-converter " "Found design unit 1: Four_bit_binary_to_2_digit_7_seg-converter" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_binary_to_2_digit_7_seg " "Found entity 1: Four_bit_binary_to_2_digit_7_seg" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493357499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 4 2 " "Found 4 design units, including 2 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-data_flow " "Found design unit 1: fulladder-data_flow" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub-struct " "Found design unit 2: addsub-struct" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357500 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357500 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub " "Found entity 2: addsub" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665493357500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493357500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Four_bit_binary_to_2_digit_7_seg " "Elaborating entity \"Four_bit_binary_to_2_digit_7_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665493357532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "addsub addsub:addsub A:struct " "Elaborating entity \"addsub\" using architecture \"A:struct\" for hierarchy \"addsub:addsub\"" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "addsub" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493357539 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[4\] addsub.vhd(23) " "Using initial value X (don't care) for net \"s\[4\]\" at addsub.vhd(23)" {  } { { "addsub.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493357539 "|Four_bit_binary_to_2_digit_7_seg|addsub:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder addsub:addsub\|fulladder:sum1 " "Elaborating entity \"fulladder\" for hierarchy \"addsub:addsub\|fulladder:sum1\"" {  } { { "addsub.vhd" "sum1" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493357543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_2_digit_7_seg_display BCD_2_digit_7_seg_display:convert_binary A:behavioral " "Elaborating entity \"BCD_2_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_2_digit_7_seg_display:convert_binary\"" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "convert_binary" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493357547 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V BCD_2_digit_7_seg_display.vhd(27) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(27): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665493357548 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 BCD_2_digit_7_seg_display.vhd(38) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(38): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665493357548 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 BCD_2_digit_7_seg_display.vhd(39) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(39): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665493357548 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_3 BCD_2_digit_7_seg_display.vhd(40) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(40): signal \"int_data_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/BCD_2_digit_7_seg_display.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665493357548 "|Four_bit_binary_to_2_digit_7_seg|BCD_2_digit_7_seg_display:convert_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BDC_to_7_segmen BDC_to_7_segmen:seven_seg_display_1 A:data_process " "Elaborating entity \"BDC_to_7_segmen\" using architecture \"A:data_process\" for hierarchy \"BDC_to_7_segmen:seven_seg_display_1\"" {  } { { "Four_bit_binary_to_2_digit_7_seg.vhd" "seven_seg_display_1" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/Four_bit_binary_to_2_digit_7_seg.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665493357553 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "addsub:addsub\|s\[3\] addsub:addsub\|s\[3\] " "Net \"addsub:addsub\|s\[3\]\", which fans out to \"addsub:addsub\|s\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "addsub:addsub\|fulladder:sum4\|sum " "Net is fed by \"addsub:addsub\|fulladder:sum4\|sum\"" {  } { { "addsub.vhd" "sum" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493357586 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "addsub:addsub\|fulladder:sum5\|sum " "Net is fed by \"addsub:addsub\|fulladder:sum5\|sum\"" {  } { { "addsub.vhd" "sum" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1665493357586 ""}  } { { "addsub.vhd" "s\[3\]" { Text "D:/work/digital/Four_bit_binary_to_2_digit_7_seg/addsub.vhd" 23 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1665493357586 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665493357670 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 11 20:02:37 2022 " "Processing ended: Tue Oct 11 20:02:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665493357670 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665493357670 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665493357670 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665493357670 ""}
