INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ip/designCMFfixmult2_sim_clk_gen_0_0/sim/designCMFfixmult2_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designCMFfixmult2_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ip/designCMFfixmult2_xlconstant_0_0/sim/designCMFfixmult2_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designCMFfixmult2_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ip/designCMFfixmult2_xlconstant_1_0/sim/designCMFfixmult2_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designCMFfixmult2_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ip/designCMFfixmult2_xlconstant_1_1/sim/designCMFfixmult2_xlconstant_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designCMFfixmult2_xlconstant_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/sim/designCMFfixmult2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designCMFfixmult2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ipshared/0894/CMFfixmult2/solution1/impl/verilog/CMFfixMult2_mul_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMFfixMult2_mul_mbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module CMFfixMult2_mul_mbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ipshared/0894/CMFfixmult2/solution1/impl/verilog/CMFfixMult2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMFfixMult2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.srcs/sources_1/imports/hdl/designCMFfixmult2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module designCMFfixmult2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ipshared/0894/CMFfixmult2/solution1/syn/vhdl/CMFfixMult2_mul_mbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFfixMult2_mul_mbkb_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'CMFfixMult2_mul_mbkb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ipshared/0894/CMFfixmult2/solution1/syn/vhdl/CMFfixMult2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMFfixMult2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1508/prj_CMF1508.ip_user_files/bd/designCMFfixmult2/ip/designCMFfixmult2_CMFfixMult2_0_1/sim/designCMFfixmult2_CMFfixMult2_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'designCMFfixmult2_CMFfixMult2_0_1'
