<stg><name>imDiff_Loop_L66_proc</name>


<trans_list>

<trans id="221" from="1" to="2">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="3">
<condition id="50">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="52">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="3" to="2">
<condition id="90">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="4" to="5">
<condition id="54">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="3">
<condition id="88">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="6">
<condition id="57">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="5" to="22">
<condition id="56">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="6" to="7">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="8">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="8" to="9">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="9" to="10">
<condition id="62">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="9" to="22">
<condition id="64">
<or_exp><and_exp><literal name="tmp_77_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="10" to="11">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="11" to="12">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="12" to="13">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="13" to="14">
<condition id="69">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="13" to="22">
<condition id="71">
<or_exp><and_exp><literal name="tmp_77_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="14" to="15">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="15" to="16">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="16" to="17">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="17" to="18">
<condition id="76">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="22">
<condition id="78">
<or_exp><and_exp><literal name="tmp_77_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="18" to="19">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="19" to="20">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="20" to="21">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="21" to="5">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="22" to="4">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0  %minSAD = alloca i32

]]></Node>
<StgValue><ssdm name="minSAD"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

]]></Node>
<StgValue><ssdm name="tplWidth_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

]]></Node>
<StgValue><ssdm name="imWidth_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

]]></Node>
<StgValue><ssdm name="tplHeight_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

]]></Node>
<StgValue><ssdm name="imHeight_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5  %tmp = sub nsw i32 %imHeight_read, %tplHeight_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6  %tmp_s = sub nsw i32 %imWidth_read, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7  store i32 0, i32* %minSAD

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %row_img = phi i31 [ 0, %newFuncRoot ], [ %row_img_1, %1 ]

]]></Node>
<StgValue><ssdm name="row_img"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
:1  %row_img_cast = zext i31 %row_img to i32

]]></Node>
<StgValue><ssdm name="row_img_cast"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_38 = icmp slt i32 %row_img_cast, %tmp

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %row_img_1 = add i31 %row_img, 1

]]></Node>
<StgValue><ssdm name="row_img_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_38, label %3, label %.exitStub

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str728) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str728)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %col_img = phi i31 [ 0, %3 ], [ %col_img_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="col_img"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="31">
<![CDATA[
:1  %col_img_cast = zext i31 %col_img to i32

]]></Node>
<StgValue><ssdm name="col_img_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_39 = icmp slt i32 %col_img_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %col_img_1 = add i31 %col_img, 1

]]></Node>
<StgValue><ssdm name="col_img_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_39, label %6, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str829) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str829)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str728, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %row_tpl = phi i31 [ 0, %6 ], [ %row_tpl_1, %7 ]

]]></Node>
<StgValue><ssdm name="row_tpl"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %minSAD_1 = phi i32 [ 0, %6 ], [ %SAD_1_lcssa, %7 ]

]]></Node>
<StgValue><ssdm name="minSAD_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i42 [ 0, %6 ], [ %next_mul, %7 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="42">
<![CDATA[
:3  %tmp_48 = trunc i42 %phi_mul to i22

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:4  %next_mul = add i42 1200, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="31">
<![CDATA[
:5  %row_tpl_cast = zext i31 %row_tpl to i32

]]></Node>
<StgValue><ssdm name="row_tpl_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_40 = icmp slt i32 %row_tpl_cast, %tplHeight_read

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %row_tpl_1 = add i31 1, %row_tpl

]]></Node>
<StgValue><ssdm name="row_tpl_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_40, label %9, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str930) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str930)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="31">
<![CDATA[
:3  %tmp_49 = trunc i31 %row_tpl to i22

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="31">
<![CDATA[
:4  %tmp_52 = trunc i31 %row_img to i22

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %tmp_61 = add i22 %tmp_52, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:6  %tmp_41 = mul i22 1200, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_62 = add i32 3, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_62, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %p_neg = sub i32 -3, %tplWidth_read

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %p_lshr = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %p_neg, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:11  %p_neg_t = sub i30 0, %p_lshr

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_64 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_62, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
:13  %tmp_65 = select i1 %tmp_63, i30 %p_neg_t, i30 %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:14  %tmp_66 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_65, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="22" op_0_bw="31">
<![CDATA[
:15  %tmp_67 = trunc i31 %col_img to i22

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="31">
<![CDATA[
:16  %tmp_68 = trunc i31 %col_img to i22

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:0  %minSAD_load = load i32* %minSAD

]]></Node>
<StgValue><ssdm name="minSAD_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_42 = icmp sgt i32 %minSAD_load, %minSAD_1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_43 = icmp eq i32 %minSAD_load, 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond = or i1 %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond, label %14, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %template_match_posit = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 %minSAD_1, i32 %row_img_cast, i32 %col_img_cast)

]]></Node>
<StgValue><ssdm name="template_match_posit"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="96">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i96P(i96* %output_struct, i96 %template_match_posit)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %minSAD_1, i32* %minSAD

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str829, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %col_tpl = phi i32 [ 0, %9 ], [ %col_tpl_1_3, %10 ]

]]></Node>
<StgValue><ssdm name="col_tpl"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %SAD_1 = phi i32 [ %minSAD_1, %9 ], [ %SAD_3, %10 ]

]]></Node>
<StgValue><ssdm name="SAD_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 50, i64 25)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_69 = icmp eq i32 %col_tpl, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_69, label %7, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="22" op_0_bw="31">
<![CDATA[
:1  %tmp_70 = trunc i31 %col_img to i22

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="32">
<![CDATA[
:2  %tmp_71 = trunc i32 %col_tpl to i22

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:3  %tmp_72 = add i22 %tmp_71, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:4  %tmp_44 = add i22 %tmp_72, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="22">
<![CDATA[
:5  %tmp_53_cast = sext i22 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_53_cast

]]></Node>
<StgValue><ssdm name="imINPUT_addr"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="21">
<![CDATA[
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="32">
<![CDATA[
:10  %tmp_74 = trunc i32 %col_tpl to i22

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:11  %tmp_45 = add i22 %tmp_74, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="22">
<![CDATA[
:12  %tmp_54_cast = zext i22 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="tplINPUT_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="21">
<![CDATA[
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="21">
<![CDATA[
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="21">
<![CDATA[
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="21">
<![CDATA[
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="21">
<![CDATA[
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="21">
<![CDATA[
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
:8  %tmp_73 = trunc i32 %imINPUT_load to i8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8">
<![CDATA[
:9  %search_img_cast = zext i8 %tmp_73 to i9

]]></Node>
<StgValue><ssdm name="search_img_cast"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="21">
<![CDATA[
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
:15  %tmp_75 = trunc i32 %tplINPUT_load to i8

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
:16  %template_img_cast = zext i8 %tmp_75 to i9

]]></Node>
<StgValue><ssdm name="template_img_cast"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %tmp_46 = sub i9 %search_img_cast, %template_img_cast

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1031) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18  %neg = sub i9 0, %tmp_46

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %abscond = icmp sgt i9 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:20  %abs = select i1 %abscond, i9 %tmp_46, i9 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
:21  %abs_cast = sext i9 %abs to i32

]]></Node>
<StgValue><ssdm name="abs_cast"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %SAD = add nsw i32 %SAD_1, %abs_cast

]]></Node>
<StgValue><ssdm name="SAD"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %col_tpl_1_s = or i32 %col_tpl, 1

]]></Node>
<StgValue><ssdm name="col_tpl_1_s"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_77_1 = icmp slt i32 %col_tpl_1_s, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_77_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:25  br i1 %tmp_77_1, label %12, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="32">
<![CDATA[
:0  %tmp_76 = trunc i32 %col_tpl_1_s to i22

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %tmp_77 = add i22 %tmp_76, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %tmp_47 = add i22 %tmp_77, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="22">
<![CDATA[
:3  %tmp_55_cast = sext i22 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imINPUT_addr_1 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_55_cast

]]></Node>
<StgValue><ssdm name="imINPUT_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="22" op_0_bw="32">
<![CDATA[
:8  %tmp_79 = trunc i32 %col_tpl_1_s to i22

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:9  %tmp_50 = add i22 %tmp_79, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="22">
<![CDATA[
:10  %tmp_56_cast = zext i22 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tplINPUT_addr_1 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="tplINPUT_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_1"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
:6  %tmp_78 = trunc i32 %imINPUT_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
:7  %search_img_1_cast = zext i8 %tmp_78 to i9

]]></Node>
<StgValue><ssdm name="search_img_1_cast"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
:13  %tmp_80 = trunc i32 %tplINPUT_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8">
<![CDATA[
:14  %template_img_1_cast = zext i8 %tmp_80 to i9

]]></Node>
<StgValue><ssdm name="template_img_1_cast"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %tmp_81_1 = sub i9 %search_img_1_cast, %template_img_1_cast

]]></Node>
<StgValue><ssdm name="tmp_81_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="150" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %neg_1 = sub i9 0, %tmp_81_1

]]></Node>
<StgValue><ssdm name="neg_1"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %abscond_1 = icmp sgt i9 %tmp_81_1, 0

]]></Node>
<StgValue><ssdm name="abscond_1"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:18  %abs_1 = select i1 %abscond_1, i9 %tmp_81_1, i9 %neg_1

]]></Node>
<StgValue><ssdm name="abs_1"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="9">
<![CDATA[
:19  %abs_1_cast = sext i9 %abs_1 to i32

]]></Node>
<StgValue><ssdm name="abs_1_cast"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %SAD_s = add nsw i32 %SAD, %abs_1_cast

]]></Node>
<StgValue><ssdm name="SAD_s"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %col_tpl_1_1 = or i32 %col_tpl, 2

]]></Node>
<StgValue><ssdm name="col_tpl_1_1"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_77_2 = icmp slt i32 %col_tpl_1_1, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_77_2"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp_77_2, label %11, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="32">
<![CDATA[
:0  %tmp_81 = trunc i32 %col_tpl_1_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %tmp_82 = add i22 %tmp_81, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %tmp_51 = add i22 %tmp_82, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="22">
<![CDATA[
:3  %tmp_57_cast = sext i22 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %imINPUT_addr_2 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_57_cast

]]></Node>
<StgValue><ssdm name="imINPUT_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_2"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = trunc i32 %col_tpl_1_1 to i22

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:9  %tmp_53 = add i22 %tmp_84, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="22">
<![CDATA[
:10  %tmp_58_cast = zext i22 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %tplINPUT_addr_2 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_58_cast

]]></Node>
<StgValue><ssdm name="tplINPUT_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_2"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="171" st_id="15" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_2"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="21">
<![CDATA[
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_2"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
:6  %tmp_83 = trunc i32 %imINPUT_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8">
<![CDATA[
:7  %search_img_2_cast = zext i8 %tmp_83 to i9

]]></Node>
<StgValue><ssdm name="search_img_2_cast"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="21">
<![CDATA[
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_2"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32">
<![CDATA[
:13  %tmp_85 = trunc i32 %tplINPUT_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
:14  %template_img_2_cast = zext i8 %tmp_85 to i9

]]></Node>
<StgValue><ssdm name="template_img_2_cast"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %tmp_81_2 = sub i9 %search_img_2_cast, %template_img_2_cast

]]></Node>
<StgValue><ssdm name="tmp_81_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %neg_2 = sub i9 0, %tmp_81_2

]]></Node>
<StgValue><ssdm name="neg_2"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %abscond_2 = icmp sgt i9 %tmp_81_2, 0

]]></Node>
<StgValue><ssdm name="abscond_2"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:18  %abs_2 = select i1 %abscond_2, i9 %tmp_81_2, i9 %neg_2

]]></Node>
<StgValue><ssdm name="abs_2"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="9">
<![CDATA[
:19  %abs_2_cast = sext i9 %abs_2 to i32

]]></Node>
<StgValue><ssdm name="abs_2_cast"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %SAD_2 = add nsw i32 %SAD_s, %abs_2_cast

]]></Node>
<StgValue><ssdm name="SAD_2"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %col_tpl_1_2 = or i32 %col_tpl, 3

]]></Node>
<StgValue><ssdm name="col_tpl_1_2"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_77_3 = icmp slt i32 %col_tpl_1_2, %tplWidth_read

]]></Node>
<StgValue><ssdm name="tmp_77_3"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp_77_3, label %10, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="22" op_0_bw="31">
<![CDATA[
:0  %tmp_86 = trunc i31 %col_img to i22

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="22" op_0_bw="32">
<![CDATA[
:1  %tmp_87 = trunc i32 %col_tpl_1_2 to i22

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %tmp_88 = add i22 %tmp_87, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:3  %tmp_54 = add i22 %tmp_88, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="22">
<![CDATA[
:4  %tmp_59_cast = sext i22 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %imINPUT_addr_3 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="imINPUT_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_3"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="22" op_0_bw="32">
<![CDATA[
:9  %tmp_90 = trunc i32 %col_tpl_1_2 to i22

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:10  %tmp_55 = add i22 %tmp_90, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="22">
<![CDATA[
:11  %tmp_60_cast = zext i22 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %tplINPUT_addr_3 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="tplINPUT_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="21">
<![CDATA[
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_3"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %col_tpl_1_3 = add nsw i32 4, %col_tpl

]]></Node>
<StgValue><ssdm name="col_tpl_1_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="201" st_id="18" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_3"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="21">
<![CDATA[
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="203" st_id="19" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_3"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="21">
<![CDATA[
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="205" st_id="20" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="21">
<![CDATA[
:6  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="imINPUT_load_3"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32">
<![CDATA[
:7  %tmp_89 = trunc i32 %imINPUT_load_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
:8  %search_img_3_cast = zext i8 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="search_img_3_cast"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="21">
<![CDATA[
:13  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

]]></Node>
<StgValue><ssdm name="tplINPUT_load_3"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32">
<![CDATA[
:14  %tmp_91 = trunc i32 %tplINPUT_load_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
:15  %template_img_3_cast = zext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="template_img_3_cast"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %tmp_81_3 = sub i9 %search_img_3_cast, %template_img_3_cast

]]></Node>
<StgValue><ssdm name="tmp_81_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="212" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:17  %neg_3 = sub i9 0, %tmp_81_3

]]></Node>
<StgValue><ssdm name="neg_3"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18  %abscond_3 = icmp sgt i9 %tmp_81_3, 0

]]></Node>
<StgValue><ssdm name="abscond_3"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:19  %abs_3 = select i1 %abscond_3, i9 %tmp_81_3, i9 %neg_3

]]></Node>
<StgValue><ssdm name="abs_3"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="9">
<![CDATA[
:20  %abs_3_cast = sext i9 %abs_3 to i32

]]></Node>
<StgValue><ssdm name="abs_3_cast"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %SAD_3 = add nsw i32 %SAD_2, %abs_3_cast

]]></Node>
<StgValue><ssdm name="SAD_3"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %SAD_1_lcssa = phi i32 [ %SAD_1, %8 ], [ %SAD, %13 ], [ %SAD_s, %12 ], [ %SAD_2, %11 ]

]]></Node>
<StgValue><ssdm name="SAD_1_lcssa"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str930, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
