/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define LED_1__0__MASK 0x02u
#define LED_1__0__PC CYREG_IO_PC_PRT15_PC1
#define LED_1__0__PORT 15u
#define LED_1__0__SHIFT 1u
#define LED_1__AG CYREG_PRT15_AG
#define LED_1__AMUX CYREG_PRT15_AMUX
#define LED_1__BIE CYREG_PRT15_BIE
#define LED_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_1__BYP CYREG_PRT15_BYP
#define LED_1__CTL CYREG_PRT15_CTL
#define LED_1__DM0 CYREG_PRT15_DM0
#define LED_1__DM1 CYREG_PRT15_DM1
#define LED_1__DM2 CYREG_PRT15_DM2
#define LED_1__DR CYREG_PRT15_DR
#define LED_1__INP_DIS CYREG_PRT15_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT15_LCD_EN
#define LED_1__MASK 0x02u
#define LED_1__PORT 15u
#define LED_1__PRT CYREG_PRT15_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_1__PS CYREG_PRT15_PS
#define LED_1__SHIFT 1u
#define LED_1__SLW CYREG_PRT15_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU15_INTTYPE2
#define LED_2__0__MASK 0x04u
#define LED_2__0__PC CYREG_IO_PC_PRT15_PC2
#define LED_2__0__PORT 15u
#define LED_2__0__SHIFT 2u
#define LED_2__AG CYREG_PRT15_AG
#define LED_2__AMUX CYREG_PRT15_AMUX
#define LED_2__BIE CYREG_PRT15_BIE
#define LED_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_2__BYP CYREG_PRT15_BYP
#define LED_2__CTL CYREG_PRT15_CTL
#define LED_2__DM0 CYREG_PRT15_DM0
#define LED_2__DM1 CYREG_PRT15_DM1
#define LED_2__DM2 CYREG_PRT15_DM2
#define LED_2__DR CYREG_PRT15_DR
#define LED_2__INP_DIS CYREG_PRT15_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT15_LCD_EN
#define LED_2__MASK 0x04u
#define LED_2__PORT 15u
#define LED_2__PRT CYREG_PRT15_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_2__PS CYREG_PRT15_PS
#define LED_2__SHIFT 2u
#define LED_2__SLW CYREG_PRT15_SLW

/* LED_3 */
#define LED_3__0__INTTYPE CYREG_PICU15_INTTYPE3
#define LED_3__0__MASK 0x08u
#define LED_3__0__PC CYREG_IO_PC_PRT15_PC3
#define LED_3__0__PORT 15u
#define LED_3__0__SHIFT 3u
#define LED_3__AG CYREG_PRT15_AG
#define LED_3__AMUX CYREG_PRT15_AMUX
#define LED_3__BIE CYREG_PRT15_BIE
#define LED_3__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_3__BYP CYREG_PRT15_BYP
#define LED_3__CTL CYREG_PRT15_CTL
#define LED_3__DM0 CYREG_PRT15_DM0
#define LED_3__DM1 CYREG_PRT15_DM1
#define LED_3__DM2 CYREG_PRT15_DM2
#define LED_3__DR CYREG_PRT15_DR
#define LED_3__INP_DIS CYREG_PRT15_INP_DIS
#define LED_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_3__LCD_EN CYREG_PRT15_LCD_EN
#define LED_3__MASK 0x08u
#define LED_3__PORT 15u
#define LED_3__PRT CYREG_PRT15_PRT
#define LED_3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_3__PS CYREG_PRT15_PS
#define LED_3__SHIFT 3u
#define LED_3__SLW CYREG_PRT15_SLW

/* LED_4 */
#define LED_4__0__INTTYPE CYREG_PICU15_INTTYPE0
#define LED_4__0__MASK 0x01u
#define LED_4__0__PC CYREG_IO_PC_PRT15_PC0
#define LED_4__0__PORT 15u
#define LED_4__0__SHIFT 0u
#define LED_4__AG CYREG_PRT15_AG
#define LED_4__AMUX CYREG_PRT15_AMUX
#define LED_4__BIE CYREG_PRT15_BIE
#define LED_4__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_4__BYP CYREG_PRT15_BYP
#define LED_4__CTL CYREG_PRT15_CTL
#define LED_4__DM0 CYREG_PRT15_DM0
#define LED_4__DM1 CYREG_PRT15_DM1
#define LED_4__DM2 CYREG_PRT15_DM2
#define LED_4__DR CYREG_PRT15_DR
#define LED_4__INP_DIS CYREG_PRT15_INP_DIS
#define LED_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_4__LCD_EN CYREG_PRT15_LCD_EN
#define LED_4__MASK 0x01u
#define LED_4__PORT 15u
#define LED_4__PRT CYREG_PRT15_PRT
#define LED_4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_4__PS CYREG_PRT15_PS
#define LED_4__SHIFT 0u
#define LED_4__SLW CYREG_PRT15_SLW

/* LED_5 */
#define LED_5__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LED_5__0__MASK 0x01u
#define LED_5__0__PC CYREG_PRT12_PC0
#define LED_5__0__PORT 12u
#define LED_5__0__SHIFT 0u
#define LED_5__AG CYREG_PRT12_AG
#define LED_5__BIE CYREG_PRT12_BIE
#define LED_5__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_5__BYP CYREG_PRT12_BYP
#define LED_5__DM0 CYREG_PRT12_DM0
#define LED_5__DM1 CYREG_PRT12_DM1
#define LED_5__DM2 CYREG_PRT12_DM2
#define LED_5__DR CYREG_PRT12_DR
#define LED_5__INP_DIS CYREG_PRT12_INP_DIS
#define LED_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_5__MASK 0x01u
#define LED_5__PORT 12u
#define LED_5__PRT CYREG_PRT12_PRT
#define LED_5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_5__PS CYREG_PRT12_PS
#define LED_5__SHIFT 0u
#define LED_5__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_5__SLW CYREG_PRT12_SLW

/* LED_6 */
#define LED_6__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LED_6__0__MASK 0x02u
#define LED_6__0__PC CYREG_PRT12_PC1
#define LED_6__0__PORT 12u
#define LED_6__0__SHIFT 1u
#define LED_6__AG CYREG_PRT12_AG
#define LED_6__BIE CYREG_PRT12_BIE
#define LED_6__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_6__BYP CYREG_PRT12_BYP
#define LED_6__DM0 CYREG_PRT12_DM0
#define LED_6__DM1 CYREG_PRT12_DM1
#define LED_6__DM2 CYREG_PRT12_DM2
#define LED_6__DR CYREG_PRT12_DR
#define LED_6__INP_DIS CYREG_PRT12_INP_DIS
#define LED_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_6__MASK 0x02u
#define LED_6__PORT 12u
#define LED_6__PRT CYREG_PRT12_PRT
#define LED_6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_6__PS CYREG_PRT12_PS
#define LED_6__SHIFT 1u
#define LED_6__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_6__SLW CYREG_PRT12_SLW

/* LED_7 */
#define LED_7__0__INTTYPE CYREG_PICU12_INTTYPE2
#define LED_7__0__MASK 0x04u
#define LED_7__0__PC CYREG_PRT12_PC2
#define LED_7__0__PORT 12u
#define LED_7__0__SHIFT 2u
#define LED_7__AG CYREG_PRT12_AG
#define LED_7__BIE CYREG_PRT12_BIE
#define LED_7__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED_7__BYP CYREG_PRT12_BYP
#define LED_7__DM0 CYREG_PRT12_DM0
#define LED_7__DM1 CYREG_PRT12_DM1
#define LED_7__DM2 CYREG_PRT12_DM2
#define LED_7__DR CYREG_PRT12_DR
#define LED_7__INP_DIS CYREG_PRT12_INP_DIS
#define LED_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED_7__MASK 0x04u
#define LED_7__PORT 12u
#define LED_7__PRT CYREG_PRT12_PRT
#define LED_7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED_7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED_7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED_7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED_7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED_7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED_7__PS CYREG_PRT12_PS
#define LED_7__SHIFT 2u
#define LED_7__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED_7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED_7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED_7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED_7__SLW CYREG_PRT12_SLW

/* M1_D1 */
#define M1_D1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define M1_D1__0__MASK 0x08u
#define M1_D1__0__PC CYREG_PRT3_PC3
#define M1_D1__0__PORT 3u
#define M1_D1__0__SHIFT 3u
#define M1_D1__AG CYREG_PRT3_AG
#define M1_D1__AMUX CYREG_PRT3_AMUX
#define M1_D1__BIE CYREG_PRT3_BIE
#define M1_D1__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_D1__BYP CYREG_PRT3_BYP
#define M1_D1__CTL CYREG_PRT3_CTL
#define M1_D1__DM0 CYREG_PRT3_DM0
#define M1_D1__DM1 CYREG_PRT3_DM1
#define M1_D1__DM2 CYREG_PRT3_DM2
#define M1_D1__DR CYREG_PRT3_DR
#define M1_D1__INP_DIS CYREG_PRT3_INP_DIS
#define M1_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_D1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_D1__LCD_EN CYREG_PRT3_LCD_EN
#define M1_D1__MASK 0x08u
#define M1_D1__PORT 3u
#define M1_D1__PRT CYREG_PRT3_PRT
#define M1_D1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_D1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_D1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_D1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_D1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_D1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_D1__PS CYREG_PRT3_PS
#define M1_D1__SHIFT 3u
#define M1_D1__SLW CYREG_PRT3_SLW

/* M2_D1 */
#define M2_D1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define M2_D1__0__MASK 0x04u
#define M2_D1__0__PC CYREG_PRT1_PC2
#define M2_D1__0__PORT 1u
#define M2_D1__0__SHIFT 2u
#define M2_D1__AG CYREG_PRT1_AG
#define M2_D1__AMUX CYREG_PRT1_AMUX
#define M2_D1__BIE CYREG_PRT1_BIE
#define M2_D1__BIT_MASK CYREG_PRT1_BIT_MASK
#define M2_D1__BYP CYREG_PRT1_BYP
#define M2_D1__CTL CYREG_PRT1_CTL
#define M2_D1__DM0 CYREG_PRT1_DM0
#define M2_D1__DM1 CYREG_PRT1_DM1
#define M2_D1__DM2 CYREG_PRT1_DM2
#define M2_D1__DR CYREG_PRT1_DR
#define M2_D1__INP_DIS CYREG_PRT1_INP_DIS
#define M2_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M2_D1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M2_D1__LCD_EN CYREG_PRT1_LCD_EN
#define M2_D1__MASK 0x04u
#define M2_D1__PORT 1u
#define M2_D1__PRT CYREG_PRT1_PRT
#define M2_D1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M2_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M2_D1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M2_D1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M2_D1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M2_D1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M2_D1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M2_D1__PS CYREG_PRT1_PS
#define M2_D1__SHIFT 2u
#define M2_D1__SLW CYREG_PRT1_SLW

/* PWM_1 */
#define PWM_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_2 */
#define PWM_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR1_SR0

/* SEN_1 */
#define SEN_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define SEN_1__0__MASK 0x01u
#define SEN_1__0__PC CYREG_PRT3_PC0
#define SEN_1__0__PORT 3u
#define SEN_1__0__SHIFT 0u
#define SEN_1__AG CYREG_PRT3_AG
#define SEN_1__AMUX CYREG_PRT3_AMUX
#define SEN_1__BIE CYREG_PRT3_BIE
#define SEN_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define SEN_1__BYP CYREG_PRT3_BYP
#define SEN_1__CTL CYREG_PRT3_CTL
#define SEN_1__DM0 CYREG_PRT3_DM0
#define SEN_1__DM1 CYREG_PRT3_DM1
#define SEN_1__DM2 CYREG_PRT3_DM2
#define SEN_1__DR CYREG_PRT3_DR
#define SEN_1__INP_DIS CYREG_PRT3_INP_DIS
#define SEN_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SEN_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SEN_1__LCD_EN CYREG_PRT3_LCD_EN
#define SEN_1__MASK 0x01u
#define SEN_1__PORT 3u
#define SEN_1__PRT CYREG_PRT3_PRT
#define SEN_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SEN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SEN_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SEN_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SEN_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SEN_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SEN_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SEN_1__PS CYREG_PRT3_PS
#define SEN_1__SHIFT 0u
#define SEN_1__SLW CYREG_PRT3_SLW

/* SEN_2 */
#define SEN_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define SEN_2__0__MASK 0x02u
#define SEN_2__0__PC CYREG_PRT3_PC1
#define SEN_2__0__PORT 3u
#define SEN_2__0__SHIFT 1u
#define SEN_2__AG CYREG_PRT3_AG
#define SEN_2__AMUX CYREG_PRT3_AMUX
#define SEN_2__BIE CYREG_PRT3_BIE
#define SEN_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SEN_2__BYP CYREG_PRT3_BYP
#define SEN_2__CTL CYREG_PRT3_CTL
#define SEN_2__DM0 CYREG_PRT3_DM0
#define SEN_2__DM1 CYREG_PRT3_DM1
#define SEN_2__DM2 CYREG_PRT3_DM2
#define SEN_2__DR CYREG_PRT3_DR
#define SEN_2__INP_DIS CYREG_PRT3_INP_DIS
#define SEN_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SEN_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SEN_2__LCD_EN CYREG_PRT3_LCD_EN
#define SEN_2__MASK 0x02u
#define SEN_2__PORT 3u
#define SEN_2__PRT CYREG_PRT3_PRT
#define SEN_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SEN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SEN_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SEN_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SEN_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SEN_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SEN_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SEN_2__PS CYREG_PRT3_PS
#define SEN_2__SHIFT 1u
#define SEN_2__SLW CYREG_PRT3_SLW

/* SEN_3 */
#define SEN_3__0__INTTYPE CYREG_PICU1_INTTYPE7
#define SEN_3__0__MASK 0x80u
#define SEN_3__0__PC CYREG_PRT1_PC7
#define SEN_3__0__PORT 1u
#define SEN_3__0__SHIFT 7u
#define SEN_3__AG CYREG_PRT1_AG
#define SEN_3__AMUX CYREG_PRT1_AMUX
#define SEN_3__BIE CYREG_PRT1_BIE
#define SEN_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define SEN_3__BYP CYREG_PRT1_BYP
#define SEN_3__CTL CYREG_PRT1_CTL
#define SEN_3__DM0 CYREG_PRT1_DM0
#define SEN_3__DM1 CYREG_PRT1_DM1
#define SEN_3__DM2 CYREG_PRT1_DM2
#define SEN_3__DR CYREG_PRT1_DR
#define SEN_3__INP_DIS CYREG_PRT1_INP_DIS
#define SEN_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SEN_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SEN_3__LCD_EN CYREG_PRT1_LCD_EN
#define SEN_3__MASK 0x80u
#define SEN_3__PORT 1u
#define SEN_3__PRT CYREG_PRT1_PRT
#define SEN_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SEN_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SEN_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SEN_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SEN_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SEN_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SEN_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SEN_3__PS CYREG_PRT1_PS
#define SEN_3__SHIFT 7u
#define SEN_3__SLW CYREG_PRT1_SLW

/* SEN_4 */
#define SEN_4__0__INTTYPE CYREG_PICU0_INTTYPE3
#define SEN_4__0__MASK 0x08u
#define SEN_4__0__PC CYREG_PRT0_PC3
#define SEN_4__0__PORT 0u
#define SEN_4__0__SHIFT 3u
#define SEN_4__AG CYREG_PRT0_AG
#define SEN_4__AMUX CYREG_PRT0_AMUX
#define SEN_4__BIE CYREG_PRT0_BIE
#define SEN_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define SEN_4__BYP CYREG_PRT0_BYP
#define SEN_4__CTL CYREG_PRT0_CTL
#define SEN_4__DM0 CYREG_PRT0_DM0
#define SEN_4__DM1 CYREG_PRT0_DM1
#define SEN_4__DM2 CYREG_PRT0_DM2
#define SEN_4__DR CYREG_PRT0_DR
#define SEN_4__INP_DIS CYREG_PRT0_INP_DIS
#define SEN_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SEN_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SEN_4__LCD_EN CYREG_PRT0_LCD_EN
#define SEN_4__MASK 0x08u
#define SEN_4__PORT 0u
#define SEN_4__PRT CYREG_PRT0_PRT
#define SEN_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SEN_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SEN_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SEN_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SEN_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SEN_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SEN_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SEN_4__PS CYREG_PRT0_PS
#define SEN_4__SHIFT 3u
#define SEN_4__SLW CYREG_PRT0_SLW

/* SEN_5 */
#define SEN_5__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SEN_5__0__MASK 0x80u
#define SEN_5__0__PC CYREG_PRT2_PC7
#define SEN_5__0__PORT 2u
#define SEN_5__0__SHIFT 7u
#define SEN_5__AG CYREG_PRT2_AG
#define SEN_5__AMUX CYREG_PRT2_AMUX
#define SEN_5__BIE CYREG_PRT2_BIE
#define SEN_5__BIT_MASK CYREG_PRT2_BIT_MASK
#define SEN_5__BYP CYREG_PRT2_BYP
#define SEN_5__CTL CYREG_PRT2_CTL
#define SEN_5__DM0 CYREG_PRT2_DM0
#define SEN_5__DM1 CYREG_PRT2_DM1
#define SEN_5__DM2 CYREG_PRT2_DM2
#define SEN_5__DR CYREG_PRT2_DR
#define SEN_5__INP_DIS CYREG_PRT2_INP_DIS
#define SEN_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SEN_5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SEN_5__LCD_EN CYREG_PRT2_LCD_EN
#define SEN_5__MASK 0x80u
#define SEN_5__PORT 2u
#define SEN_5__PRT CYREG_PRT2_PRT
#define SEN_5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SEN_5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SEN_5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SEN_5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SEN_5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SEN_5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SEN_5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SEN_5__PS CYREG_PRT2_PS
#define SEN_5__SHIFT 7u
#define SEN_5__SLW CYREG_PRT2_SLW

/* SEN_6 */
#define SEN_6__0__INTTYPE CYREG_PICU1_INTTYPE6
#define SEN_6__0__MASK 0x40u
#define SEN_6__0__PC CYREG_PRT1_PC6
#define SEN_6__0__PORT 1u
#define SEN_6__0__SHIFT 6u
#define SEN_6__AG CYREG_PRT1_AG
#define SEN_6__AMUX CYREG_PRT1_AMUX
#define SEN_6__BIE CYREG_PRT1_BIE
#define SEN_6__BIT_MASK CYREG_PRT1_BIT_MASK
#define SEN_6__BYP CYREG_PRT1_BYP
#define SEN_6__CTL CYREG_PRT1_CTL
#define SEN_6__DM0 CYREG_PRT1_DM0
#define SEN_6__DM1 CYREG_PRT1_DM1
#define SEN_6__DM2 CYREG_PRT1_DM2
#define SEN_6__DR CYREG_PRT1_DR
#define SEN_6__INP_DIS CYREG_PRT1_INP_DIS
#define SEN_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SEN_6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SEN_6__LCD_EN CYREG_PRT1_LCD_EN
#define SEN_6__MASK 0x40u
#define SEN_6__PORT 1u
#define SEN_6__PRT CYREG_PRT1_PRT
#define SEN_6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SEN_6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SEN_6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SEN_6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SEN_6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SEN_6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SEN_6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SEN_6__PS CYREG_PRT1_PS
#define SEN_6__SHIFT 6u
#define SEN_6__SLW CYREG_PRT1_SLW

/* SEN_7 */
#define SEN_7__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SEN_7__0__MASK 0x80u
#define SEN_7__0__PC CYREG_PRT0_PC7
#define SEN_7__0__PORT 0u
#define SEN_7__0__SHIFT 7u
#define SEN_7__AG CYREG_PRT0_AG
#define SEN_7__AMUX CYREG_PRT0_AMUX
#define SEN_7__BIE CYREG_PRT0_BIE
#define SEN_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define SEN_7__BYP CYREG_PRT0_BYP
#define SEN_7__CTL CYREG_PRT0_CTL
#define SEN_7__DM0 CYREG_PRT0_DM0
#define SEN_7__DM1 CYREG_PRT0_DM1
#define SEN_7__DM2 CYREG_PRT0_DM2
#define SEN_7__DR CYREG_PRT0_DR
#define SEN_7__INP_DIS CYREG_PRT0_INP_DIS
#define SEN_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SEN_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SEN_7__LCD_EN CYREG_PRT0_LCD_EN
#define SEN_7__MASK 0x80u
#define SEN_7__PORT 0u
#define SEN_7__PRT CYREG_PRT0_PRT
#define SEN_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SEN_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SEN_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SEN_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SEN_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SEN_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SEN_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SEN_7__PS CYREG_PRT0_PS
#define SEN_7__SHIFT 7u
#define SEN_7__SLW CYREG_PRT0_SLW

/* M1_IN1 */
#define M1_IN1__0__INTTYPE CYREG_PICU3_INTTYPE4
#define M1_IN1__0__MASK 0x10u
#define M1_IN1__0__PC CYREG_PRT3_PC4
#define M1_IN1__0__PORT 3u
#define M1_IN1__0__SHIFT 4u
#define M1_IN1__AG CYREG_PRT3_AG
#define M1_IN1__AMUX CYREG_PRT3_AMUX
#define M1_IN1__BIE CYREG_PRT3_BIE
#define M1_IN1__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_IN1__BYP CYREG_PRT3_BYP
#define M1_IN1__CTL CYREG_PRT3_CTL
#define M1_IN1__DM0 CYREG_PRT3_DM0
#define M1_IN1__DM1 CYREG_PRT3_DM1
#define M1_IN1__DM2 CYREG_PRT3_DM2
#define M1_IN1__DR CYREG_PRT3_DR
#define M1_IN1__INP_DIS CYREG_PRT3_INP_DIS
#define M1_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_IN1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_IN1__LCD_EN CYREG_PRT3_LCD_EN
#define M1_IN1__MASK 0x10u
#define M1_IN1__PORT 3u
#define M1_IN1__PRT CYREG_PRT3_PRT
#define M1_IN1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_IN1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_IN1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_IN1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_IN1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_IN1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_IN1__PS CYREG_PRT3_PS
#define M1_IN1__SHIFT 4u
#define M1_IN1__SLW CYREG_PRT3_SLW

/* M1_IN2 */
#define M1_IN2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define M1_IN2__0__MASK 0x20u
#define M1_IN2__0__PC CYREG_PRT3_PC5
#define M1_IN2__0__PORT 3u
#define M1_IN2__0__SHIFT 5u
#define M1_IN2__AG CYREG_PRT3_AG
#define M1_IN2__AMUX CYREG_PRT3_AMUX
#define M1_IN2__BIE CYREG_PRT3_BIE
#define M1_IN2__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_IN2__BYP CYREG_PRT3_BYP
#define M1_IN2__CTL CYREG_PRT3_CTL
#define M1_IN2__DM0 CYREG_PRT3_DM0
#define M1_IN2__DM1 CYREG_PRT3_DM1
#define M1_IN2__DM2 CYREG_PRT3_DM2
#define M1_IN2__DR CYREG_PRT3_DR
#define M1_IN2__INP_DIS CYREG_PRT3_INP_DIS
#define M1_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_IN2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_IN2__LCD_EN CYREG_PRT3_LCD_EN
#define M1_IN2__MASK 0x20u
#define M1_IN2__PORT 3u
#define M1_IN2__PRT CYREG_PRT3_PRT
#define M1_IN2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_IN2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_IN2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_IN2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_IN2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_IN2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_IN2__PS CYREG_PRT3_PS
#define M1_IN2__SHIFT 5u
#define M1_IN2__SLW CYREG_PRT3_SLW

/* M1_INV */
#define M1_INV__0__INTTYPE CYREG_PICU3_INTTYPE7
#define M1_INV__0__MASK 0x80u
#define M1_INV__0__PC CYREG_PRT3_PC7
#define M1_INV__0__PORT 3u
#define M1_INV__0__SHIFT 7u
#define M1_INV__AG CYREG_PRT3_AG
#define M1_INV__AMUX CYREG_PRT3_AMUX
#define M1_INV__BIE CYREG_PRT3_BIE
#define M1_INV__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_INV__BYP CYREG_PRT3_BYP
#define M1_INV__CTL CYREG_PRT3_CTL
#define M1_INV__DM0 CYREG_PRT3_DM0
#define M1_INV__DM1 CYREG_PRT3_DM1
#define M1_INV__DM2 CYREG_PRT3_DM2
#define M1_INV__DR CYREG_PRT3_DR
#define M1_INV__INP_DIS CYREG_PRT3_INP_DIS
#define M1_INV__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_INV__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_INV__LCD_EN CYREG_PRT3_LCD_EN
#define M1_INV__MASK 0x80u
#define M1_INV__PORT 3u
#define M1_INV__PRT CYREG_PRT3_PRT
#define M1_INV__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_INV__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_INV__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_INV__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_INV__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_INV__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_INV__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_INV__PS CYREG_PRT3_PS
#define M1_INV__SHIFT 7u
#define M1_INV__SLW CYREG_PRT3_SLW

/* M2_IN1 */
#define M2_IN1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define M2_IN1__0__MASK 0x10u
#define M2_IN1__0__PC CYREG_PRT1_PC4
#define M2_IN1__0__PORT 1u
#define M2_IN1__0__SHIFT 4u
#define M2_IN1__AG CYREG_PRT1_AG
#define M2_IN1__AMUX CYREG_PRT1_AMUX
#define M2_IN1__BIE CYREG_PRT1_BIE
#define M2_IN1__BIT_MASK CYREG_PRT1_BIT_MASK
#define M2_IN1__BYP CYREG_PRT1_BYP
#define M2_IN1__CTL CYREG_PRT1_CTL
#define M2_IN1__DM0 CYREG_PRT1_DM0
#define M2_IN1__DM1 CYREG_PRT1_DM1
#define M2_IN1__DM2 CYREG_PRT1_DM2
#define M2_IN1__DR CYREG_PRT1_DR
#define M2_IN1__INP_DIS CYREG_PRT1_INP_DIS
#define M2_IN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M2_IN1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M2_IN1__LCD_EN CYREG_PRT1_LCD_EN
#define M2_IN1__MASK 0x10u
#define M2_IN1__PORT 1u
#define M2_IN1__PRT CYREG_PRT1_PRT
#define M2_IN1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M2_IN1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M2_IN1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M2_IN1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M2_IN1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M2_IN1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M2_IN1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M2_IN1__PS CYREG_PRT1_PS
#define M2_IN1__SHIFT 4u
#define M2_IN1__SLW CYREG_PRT1_SLW

/* M2_IN2 */
#define M2_IN2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define M2_IN2__0__MASK 0x20u
#define M2_IN2__0__PC CYREG_PRT1_PC5
#define M2_IN2__0__PORT 1u
#define M2_IN2__0__SHIFT 5u
#define M2_IN2__AG CYREG_PRT1_AG
#define M2_IN2__AMUX CYREG_PRT1_AMUX
#define M2_IN2__BIE CYREG_PRT1_BIE
#define M2_IN2__BIT_MASK CYREG_PRT1_BIT_MASK
#define M2_IN2__BYP CYREG_PRT1_BYP
#define M2_IN2__CTL CYREG_PRT1_CTL
#define M2_IN2__DM0 CYREG_PRT1_DM0
#define M2_IN2__DM1 CYREG_PRT1_DM1
#define M2_IN2__DM2 CYREG_PRT1_DM2
#define M2_IN2__DR CYREG_PRT1_DR
#define M2_IN2__INP_DIS CYREG_PRT1_INP_DIS
#define M2_IN2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M2_IN2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M2_IN2__LCD_EN CYREG_PRT1_LCD_EN
#define M2_IN2__MASK 0x20u
#define M2_IN2__PORT 1u
#define M2_IN2__PRT CYREG_PRT1_PRT
#define M2_IN2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M2_IN2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M2_IN2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M2_IN2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M2_IN2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M2_IN2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M2_IN2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M2_IN2__PS CYREG_PRT1_PS
#define M2_IN2__SHIFT 5u
#define M2_IN2__SLW CYREG_PRT1_SLW

/* M2_INV */
#define M2_INV__0__INTTYPE CYREG_PICU1_INTTYPE3
#define M2_INV__0__MASK 0x08u
#define M2_INV__0__PC CYREG_PRT1_PC3
#define M2_INV__0__PORT 1u
#define M2_INV__0__SHIFT 3u
#define M2_INV__AG CYREG_PRT1_AG
#define M2_INV__AMUX CYREG_PRT1_AMUX
#define M2_INV__BIE CYREG_PRT1_BIE
#define M2_INV__BIT_MASK CYREG_PRT1_BIT_MASK
#define M2_INV__BYP CYREG_PRT1_BYP
#define M2_INV__CTL CYREG_PRT1_CTL
#define M2_INV__DM0 CYREG_PRT1_DM0
#define M2_INV__DM1 CYREG_PRT1_DM1
#define M2_INV__DM2 CYREG_PRT1_DM2
#define M2_INV__DR CYREG_PRT1_DR
#define M2_INV__INP_DIS CYREG_PRT1_INP_DIS
#define M2_INV__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define M2_INV__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define M2_INV__LCD_EN CYREG_PRT1_LCD_EN
#define M2_INV__MASK 0x08u
#define M2_INV__PORT 1u
#define M2_INV__PRT CYREG_PRT1_PRT
#define M2_INV__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define M2_INV__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define M2_INV__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define M2_INV__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define M2_INV__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define M2_INV__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define M2_INV__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define M2_INV__PS CYREG_PRT1_PS
#define M2_INV__SHIFT 3u
#define M2_INV__SLW CYREG_PRT1_SLW

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x00u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x01u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "sensor_motor_demo"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 1
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
