"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[5100],{2850:(e,s,t)=>{t.r(s),t.d(s,{assets:()=>c,contentTitle:()=>i,default:()=>d,frontMatter:()=>a,metadata:()=>n,toc:()=>l});const n=JSON.parse('{"id":"symbols_eeschema/net_classes","title":"Menu bar overviews","description":"","source":"@site/docs/07_symbols_eeschema/12_net_classes.md","sourceDirName":"07_symbols_eeschema","slug":"/symbols_eeschema/net_classes","permalink":"/PCB-Design-with-KiCad/docs/symbols_eeschema/net_classes","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/07_symbols_eeschema/12_net_classes.md","tags":[],"version":"current","sidebarPosition":12,"frontMatter":{},"sidebar":"symbolsEeschemaSidebar","previous":{"title":"Menu bar overviews","permalink":"/PCB-Design-with-KiCad/docs/symbols_eeschema/netl_labels"},"next":{"title":"Menu bar overviews","permalink":"/PCB-Design-with-KiCad/docs/symbols_eeschema/hierarchical_sheets"}}');var r=t(4848),o=t(8453);const a={},i="Menu bar overviews",c={},l=[];function m(e){const s={h1:"h1",header:"header",...(0,o.R)(),...e.components};return(0,r.jsx)(s.header,{children:(0,r.jsx)(s.h1,{id:"menu-bar-overviews",children:"Menu bar overviews"})})}function d(e={}){const{wrapper:s}={...(0,o.R)(),...e.components};return s?(0,r.jsx)(s,{...e,children:(0,r.jsx)(m,{...e})}):m(e)}},8453:(e,s,t)=>{t.d(s,{R:()=>a,x:()=>i});var n=t(6540);const r={},o=n.createContext(r);function a(e){const s=n.useContext(o);return n.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function i(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:a(e.components),n.createElement(o.Provider,{value:s},e.children)}}}]);