<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <submodule>
    <interfacesFile>
      <relativePath>virtual_gates_CC8_signalOut.xml</relativePath>
      <hash>a8cc16d0f5a56182961f9117ad0242365be4c1e9</hash>
    </interfacesFile>
  </submodule>

  <fpgaBasic>
    <attributes>
      <attribute>
        <name>boardIpRepo</name>
        <value>C:/Program Files/Keysight/M3202A BSP/R040300/bsp/ip</value>
      </attribute>
      <attribute>
        <name>boardName</name>
        <value>M3202A</value>
      </attribute>
      <attribute>
        <name>boardVendor</name>
        <value>keysight.com</value>
      </attribute>
      <attribute>
        <name>part</name>
        <value>xc7k410tffg676-2</value>
      </attribute>
      <attribute>
        <name>partVendor</name>
        <value>xilinx.com</value>
      </attribute>
      <attribute>
        <name>versionAutoIncrement</name>
        <value>0</value>
      </attribute>
    </attributes>
    <entityName>virtual_gates_CC8_signalOut</entityName>
    <ports/>
    <registerInfoManagers/>
    <components/>
    <instances>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_1</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_10</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_11</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_12</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_13</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_14</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_15</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_16</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_17</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_18</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_19</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_2</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_20</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_21</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_22</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_23</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_24</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_25</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_26</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_27</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_28</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_29</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_3</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_30</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_31</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_32</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_33</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_34</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_35</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_36</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_37</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_38</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_39</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_4</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_40</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_41</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_42</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_43</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_44</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_45</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_46</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_47</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_48</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_49</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_5</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_50</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_51</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_52</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_53</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_54</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_55</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_56</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_57</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_58</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_59</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_6</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_60</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_7</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_8</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Adder_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_9</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - CC</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>CC</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>CC</value>
          </attribute>
        </attributes>
        <entityName>CC</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>CC_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>CC_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>CC_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>8</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>CC</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_1</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_10</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_11</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_12</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_13</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_14</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_15</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_16</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_17</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_18</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_19</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_2</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_20</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_21</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_22</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_23</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_24</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_25</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_26</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_27</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_28</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_29</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_3</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_30</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_31</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_32</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_4</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_5</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_6</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_7</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_8</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP/Utility</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Combines N AXI-streaming samples into one AXI-streaming sample that is N times wider.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Combine1toN</value>
          </attribute>
        </attributes>
        <entityName>PWF_combine1toN</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>usize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>odsize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>ousize-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Combine1toN_9</instanceName>
        <filepath>Dsp/Combiner/Combine1toN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Dsp/Combiner/Combine1toN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_7ceb99c1_afba_443c_89cc_aeaaad3d8470</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_421e5ad2_ea67_4cfa_9569_3be3bb80ac5a</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_db86ea13_8461_40b2_a093_a199ad42d48f</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_a6fbc069_7a1f_45bb_b214_6d6f7a6a8868</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Combine1toN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_1</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_10</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_11</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_12</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_13</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_14</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_15</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_16</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_17</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_18</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_19</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_2</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_20</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_21</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_22</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_23</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_24</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_25</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_26</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_27</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_28</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_29</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_3</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_30</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_31</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_32</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_4</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_5</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_6</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_7</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_8</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Multiplier (DSP core).
Input lengths and signedness are configurable.
When both inputs are signed, the multiplication product length is the sum of both inputs lengths mi...
nus 1.  Othewise, the product length is the sum of both input lengths.
The output length must be less than or equal to the product length.  If it is less than the product...
 length, the upper (most significant) bits of the product are output.
This block adds a delay of 2 cycles.
Pipeline increases the total delay by an additional clock cycle.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Multiplier_stream</value>
          </attribute>
        </attributes>
        <entityName>PWF_Multiplier_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_ina_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_inb_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_output_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Multiplier_stream_9</instanceName>
        <filepath>Math/Multiplier/Multiplier_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Math/Multiplier/Multiplier_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c654626b_2541_4ee6_ab30_517bf9200af2</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d457468_63cb_4e51_8edd_43620a43623b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_ad6e45c6_789f_4867_9888_71550642fb1b</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3d7a2d09_98fc_4d70_ae2c_a0434c4e9b1b</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_40a2c1ba_1348_4c2f_bb3e_e726c5a11369</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_847413dd_4864_491d_9b96_f7a19be56486</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1c461f95_b3f9_4735_8cd7_5de5c86899a7</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Multiplier_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Instantiates N registers.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>Reg_xN</value>
          </attribute>
        </attributes>
        <entityName>PWF_Reg_xN</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>addrWidth-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>mem_port_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din</name>
            <direction>in</direction>
            <type>
              <name>arrayReg</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>31</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>31</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
            <breakout/>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout</name>
            <direction>out</direction>
            <type>
              <name>arrayReg</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>31</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>to</direction>
                <left>0</left>
                <right>31</right>
                <leftExpression>0</leftExpression>
                <rightExpression>reg_number-1</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
            <breakout/>
          </port>
        </ports>
        <instanceName>Reg_xN_1</instanceName>
        <filepath>Basic/Reg/Reg_xN.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2022 Update 1.0/config/BASE IP/Basic/Reg/Reg_xN.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_c24bc75b_23ef_4dc0_9c43_e044ac2e4332</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_544c6e60_d8ff_44cc_ad32_a224d41fc6d4</parameterId>
            <parameterValue>8</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Reg_xN</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch1</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch1</value>
          </attribute>
        </attributes>
        <entityName>VG_ch1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch1_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch2</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch2</value>
          </attribute>
        </attributes>
        <entityName>VG_ch2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch2_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch3</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch3</value>
          </attribute>
        </attributes>
        <entityName>VG_ch3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch3_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch3_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch3_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - VG_ch4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>VG_ch4</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>VG_ch4</value>
          </attribute>
        </attributes>
        <entityName>VG_ch4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch4_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>VG_ch4_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>VG_ch4_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>VG_ch4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch1</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch1</value>
          </attribute>
        </attributes>
        <entityName>V_ch1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch1_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch1_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch1_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch2</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch2</value>
          </attribute>
        </attributes>
        <entityName>V_ch2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch2_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch2_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch2_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch3</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch3</value>
          </attribute>
        </attributes>
        <entityName>V_ch3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch3_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch3_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch3_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch4</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch4</value>
          </attribute>
        </attributes>
        <entityName>V_ch4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch4_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch4_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch4_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch5</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch5</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch5</value>
          </attribute>
        </attributes>
        <entityName>V_ch5</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch5_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch5_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch5</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch6</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch6</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch6</value>
          </attribute>
        </attributes>
        <entityName>V_ch6</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch6_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch6_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch6</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch7</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch7</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch7</value>
          </attribute>
        </attributes>
        <entityName>V_ch7</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch7_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch7_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch7</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - V_ch8</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>V_ch8</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>V_ch8</value>
          </attribute>
        </attributes>
        <entityName>V_ch8</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>V_ch8_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>V_ch8_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>V_ch8</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - clock</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>clock</value>
          </attribute>
        </attributes>
        <entityName>clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clock_clk</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value></value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface - nRst</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>visualName</name>
            <value>nRst</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_1.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_1.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_10.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_10.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_11.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_11.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_12.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_12.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_13.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_13.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_14.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_14.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_15.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_15.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_16.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_16.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_17.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_17.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_18.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_18.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_19.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_19.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_2.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_2.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_20.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_20.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_21.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_21.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_22.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_22.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_23.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_23.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_24.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_17.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_24.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_25.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_19.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_25.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_18.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_26.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_21.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_26.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_20.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_27.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_23.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_27.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_22.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_28.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_25.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_28.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_24.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_29.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_27.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_29.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_26.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_3.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_3.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_30.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_29.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_30.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_28.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_31.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_17.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_31.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_17.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_32.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_18.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_32.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_18.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_33.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_19.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_33.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_19.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_34.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_20.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_34.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_20.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_35.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_21.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_35.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_21.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_36.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_22.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_36.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_22.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_37.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_23.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_37.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_23.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_38.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_24.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_38.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_24.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_39.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_32.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_39.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_31.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_4.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_4.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_40.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_34.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_40.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_33.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_41.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_36.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_41.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_35.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_42.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_38.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_42.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_37.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_43.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_40.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_43.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_39.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_44.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_42.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_44.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_41.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_45.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_44.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_45.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_43.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_46.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_25.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_46.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_25.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_47.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_26.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_47.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_26.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_48.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_27.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_48.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_27.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_49.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_28.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_49.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_28.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_5.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_5.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_50.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_29.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_50.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_29.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_51.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_30.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_51.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_30.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_52.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_31.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_52.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_31.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_53.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_32.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_53.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_32.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_54.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_47.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_54.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_46.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_55.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_49.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_55.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_48.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_56.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_51.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_56.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_50.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_57.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_53.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_57.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_52.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_58.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_55.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_58.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_54.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_59.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_57.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_59.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_56.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_6.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_6.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_60.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_59.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_60.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_58.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_7.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_7.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_8.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_8.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_9.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_9.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_1.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_10.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_10.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_11.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_11.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_12.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_12.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch5_1.#I#V_ch5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_13.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_13.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch6_1.#I#V_ch6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_14.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_14.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch7_1.#I#V_ch7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_15.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch8_1.#I#V_ch8</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_16.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_16.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_17.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_17.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_17.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_18.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_18.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_18.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_19.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_19.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_19.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_2.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_20.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_20.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_20.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_21.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch5_1.#I#V_ch5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_21.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_21.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_22.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch6_1.#I#V_ch6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_22.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_22.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_23.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch7_1.#I#V_ch7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_23.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_23.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_24.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch8_1.#I#V_ch8</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_24.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_24.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_25.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_25.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_25.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_26.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch2_1.#I#V_ch2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_26.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_26.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_27.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_27.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_27.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_28.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_28.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_28.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_29.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch5_1.#I#V_ch5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_29.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_29.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch3_1.#I#V_ch3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_3.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_30.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch6_1.#I#V_ch6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_30.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_30.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_31.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch7_1.#I#V_ch7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_31.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_31.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_32.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch8_1.#I#V_ch8</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_32.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_32.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch4_1.#I#V_ch4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_4.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch5_1.#I#V_ch5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_5.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_5.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch6_1.#I#V_ch6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_6.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_6.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch7_1.#I#V_ch7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_7.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_7.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch8_1.#I#V_ch8</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_8.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_8.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>V_ch1_1.#I#V_ch1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Multiplier_stream_9.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Combine1toN_9.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Reg_xN_1.#I#mem</name>
        </source>
        <target>
          <type>Interface</type>
          <name>CC_1.#I#CC</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch1_1.#I#VG_ch1</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_15.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch2_1.#I#VG_ch2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_30.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch3_1.#I#VG_ch3</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_45.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>VG_ch4_1.#I#VG_ch4</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_60.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_10.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_10.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_11.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_11.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_12.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_12.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_13.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_13.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_14.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_14.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_15.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_15.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_16.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_16.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_17.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_17.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_18.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_18.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_19.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_19.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_20.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_20.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_21.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_21.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_22.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_22.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_23.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_23.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_24.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_24.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_25.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_25.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_26.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_26.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_27.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_27.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_28.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_28.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_29.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_29.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_30.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_30.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_31.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_31.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_32.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_32.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_33.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_33.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_34.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_34.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_35.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_35.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_36.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_36.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_37.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_37.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_38.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_38.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_39.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_39.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_40.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_40.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_41.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_41.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_42.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_42.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_43.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_43.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_44.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_44.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_45.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_45.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_46.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_46.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_47.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_47.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_48.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_48.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_49.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_49.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_5.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_5.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_50.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_50.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_51.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_51.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_52.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_52.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_53.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_53.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_54.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_54.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_55.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_55.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_56.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_56.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_57.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_57.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_58.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_58.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_59.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_59.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_6.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_6.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_60.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_60.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_7.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_7.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_8.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_8.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_9.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_9.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_0</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_10.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_9</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_10.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_10.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_10.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_11.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_10</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_11.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_11.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_11.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_12.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_11</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_12.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_12.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_12.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_13.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_12</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_13.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_13.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_13.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_14.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_13</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_14.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_14.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_14.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_15.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_14</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_15.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_15.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_15.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_16.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_15</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_16.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_16.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_16.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_17.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_16</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_17.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_17.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_17.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_18.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_17</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_18.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_18.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_18.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_19.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_18</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_19.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_19.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_19.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_20.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_19</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_20.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_20.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_20.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_21.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_20</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_21.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_21.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_21.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_22.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_21</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_22.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_22.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_22.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_23.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_22</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_23.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_23.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_23.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_24.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_23</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_24.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_24.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_24.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_25.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_24</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_25.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_25.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_25.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_26.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_25</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_26.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_26.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_26.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_27.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_26</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_27.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_27.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_27.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_28.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_27</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_28.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_28.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_28.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_29.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_28</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_29.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_29.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_29.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_30.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_29</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_30.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_30.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_30.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_31.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_30</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_31.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_31.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_31.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_32.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_31</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_32.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_32.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_32.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_3</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_5.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_6.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_7.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_8.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_9.#I#Din.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Reg_xN_1.Dout_8</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_9.#I#Din.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_9.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Combine1toN_9.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_10.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_10.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_11.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_11.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_12.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_12.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_13.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_13.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_14.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_14.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_15.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_15.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_16.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_16.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_17.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_17.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_18.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_18.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_19.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_19.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_20.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_20.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_21.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_21.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_22.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_22.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_23.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_23.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_24.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_24.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_25.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_25.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_26.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_26.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_27.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_27.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_28.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_28.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_29.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_29.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_30.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_30.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_31.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_31.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_32.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_5.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_32.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_5.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_5.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_6.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_6.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_7.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_7.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_8.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_8.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_9.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Multiplier_stream_9.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Reg_xN_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Reg_xN_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_1</name>
        <instanceName>Reg_xN_1</instanceName>
        <visualName>Reg_xN_1</visualName>
        <currentPosition>
          <x>-275</x>
          <y>-250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_1.#I#mem</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_10</name>
        <instanceName>Combine1toN_4</instanceName>
        <visualName>Combine1toN_4</visualName>
        <currentPosition>
          <x>35</x>
          <y>-430</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_10.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_10.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_100</name>
        <instanceName>Adder_stream_35</instanceName>
        <visualName>Adder_stream_35</visualName>
        <currentPosition>
          <x>1190</x>
          <y>470</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_100.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_100.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_100.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_101</name>
        <instanceName>Adder_stream_36</instanceName>
        <visualName>Adder_stream_36</visualName>
        <currentPosition>
          <x>1355</x>
          <y>470</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_101.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_101.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_101.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_102</name>
        <instanceName>Adder_stream_37</instanceName>
        <visualName>Adder_stream_37</visualName>
        <currentPosition>
          <x>1505</x>
          <y>470</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_102.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_102.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_102.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_103</name>
        <instanceName>Adder_stream_38</instanceName>
        <visualName>Adder_stream_38</visualName>
        <currentPosition>
          <x>1670</x>
          <y>465</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_103.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_103.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_103.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_104</name>
        <instanceName>Adder_stream_39</instanceName>
        <visualName>Adder_stream_39</visualName>
        <currentPosition>
          <x>715</x>
          <y>580</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_104.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_104.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_104.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_105</name>
        <instanceName>Adder_stream_40</instanceName>
        <visualName>Adder_stream_40</visualName>
        <currentPosition>
          <x>1040</x>
          <y>580</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_105.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_105.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_105.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_106</name>
        <instanceName>Adder_stream_41</instanceName>
        <visualName>Adder_stream_41</visualName>
        <currentPosition>
          <x>1360</x>
          <y>580</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_106.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_106.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_106.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_107</name>
        <instanceName>Adder_stream_42</instanceName>
        <visualName>Adder_stream_42</visualName>
        <currentPosition>
          <x>1670</x>
          <y>580</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_107.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_107.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_107.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_108</name>
        <instanceName>Adder_stream_43</instanceName>
        <visualName>Adder_stream_43</visualName>
        <currentPosition>
          <x>1185</x>
          <y>685</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_108.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_108.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_108.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_109</name>
        <instanceName>Adder_stream_44</instanceName>
        <visualName>Adder_stream_44</visualName>
        <currentPosition>
          <x>1795</x>
          <y>685</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_109.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_109.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_109.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_11</name>
        <instanceName>Combine1toN_5</instanceName>
        <visualName>Combine1toN_5</visualName>
        <currentPosition>
          <x>35</x>
          <y>-310</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_11.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_11.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_110</name>
        <instanceName>Adder_stream_45</instanceName>
        <visualName>Adder_stream_45</visualName>
        <currentPosition>
          <x>1795</x>
          <y>820</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_110.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_110.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_110.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_111</name>
        <instanceName>clock_4</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>870</x>
          <y>215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_112</name>
        <instanceName>Multiplier_stream_17</instanceName>
        <visualName>Multiplier_stream_17</visualName>
        <currentPosition>
          <x>550</x>
          <y>360</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_112.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_112.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_112.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_113</name>
        <instanceName>Multiplier_stream_18</instanceName>
        <visualName>Multiplier_stream_18</visualName>
        <currentPosition>
          <x>710</x>
          <y>360</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_113.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_113.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_113.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_114</name>
        <instanceName>Multiplier_stream_19</instanceName>
        <visualName>Multiplier_stream_19</visualName>
        <currentPosition>
          <x>870</x>
          <y>355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_114.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_114.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_114.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_115</name>
        <instanceName>Multiplier_stream_20</instanceName>
        <visualName>Multiplier_stream_20</visualName>
        <currentPosition>
          <x>1030</x>
          <y>360</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_115.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_115.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_115.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_116</name>
        <instanceName>Multiplier_stream_21</instanceName>
        <visualName>Multiplier_stream_21</visualName>
        <currentPosition>
          <x>1190</x>
          <y>355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_116.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_116.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_116.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_117</name>
        <instanceName>Multiplier_stream_22</instanceName>
        <visualName>Multiplier_stream_22</visualName>
        <currentPosition>
          <x>1350</x>
          <y>355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_117.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_117.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_117.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_118</name>
        <instanceName>Multiplier_stream_23</instanceName>
        <visualName>Multiplier_stream_23</visualName>
        <currentPosition>
          <x>1510</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_118.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_118.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_118.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_119</name>
        <instanceName>Multiplier_stream_24</instanceName>
        <visualName>Multiplier_stream_24</visualName>
        <currentPosition>
          <x>1670</x>
          <y>355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_119.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_119.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_119.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_12</name>
        <instanceName>Combine1toN_6</instanceName>
        <visualName>Combine1toN_6</visualName>
        <currentPosition>
          <x>35</x>
          <y>-190</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_12.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_12.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_120</name>
        <instanceName>nRst_4</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>875</x>
          <y>250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_121</name>
        <instanceName>Adder_stream_46</instanceName>
        <visualName>Adder_stream_46</visualName>
        <currentPosition>
          <x>525</x>
          <y>1100</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_121.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_121.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_121.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_122</name>
        <instanceName>Adder_stream_47</instanceName>
        <visualName>Adder_stream_47</visualName>
        <currentPosition>
          <x>690</x>
          <y>1100</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_122.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_122.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_122.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_123</name>
        <instanceName>Adder_stream_48</instanceName>
        <visualName>Adder_stream_48</visualName>
        <currentPosition>
          <x>840</x>
          <y>1105</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_123.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_123.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_123.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_124</name>
        <instanceName>Adder_stream_49</instanceName>
        <visualName>Adder_stream_49</visualName>
        <currentPosition>
          <x>1005</x>
          <y>1105</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_124.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_124.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_124.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_125</name>
        <instanceName>Adder_stream_50</instanceName>
        <visualName>Adder_stream_50</visualName>
        <currentPosition>
          <x>1165</x>
          <y>1105</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_125.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_125.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_125.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_126</name>
        <instanceName>Adder_stream_51</instanceName>
        <visualName>Adder_stream_51</visualName>
        <currentPosition>
          <x>1330</x>
          <y>1105</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_126.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_126.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_126.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_127</name>
        <instanceName>Adder_stream_52</instanceName>
        <visualName>Adder_stream_52</visualName>
        <currentPosition>
          <x>1480</x>
          <y>1105</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_127.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_127.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_127.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_128</name>
        <instanceName>Adder_stream_53</instanceName>
        <visualName>Adder_stream_53</visualName>
        <currentPosition>
          <x>1645</x>
          <y>1100</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_128.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_128.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_128.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_129</name>
        <instanceName>Adder_stream_54</instanceName>
        <visualName>Adder_stream_54</visualName>
        <currentPosition>
          <x>690</x>
          <y>1215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_129.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_129.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_129.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_13</name>
        <instanceName>Combine1toN_7</instanceName>
        <visualName>Combine1toN_7</visualName>
        <currentPosition>
          <x>35</x>
          <y>-70</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_13.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_13.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_130</name>
        <instanceName>Adder_stream_55</instanceName>
        <visualName>Adder_stream_55</visualName>
        <currentPosition>
          <x>1015</x>
          <y>1215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_130.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_130.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_130.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_131</name>
        <instanceName>Adder_stream_56</instanceName>
        <visualName>Adder_stream_56</visualName>
        <currentPosition>
          <x>1335</x>
          <y>1215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_131.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_131.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_131.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_132</name>
        <instanceName>Adder_stream_57</instanceName>
        <visualName>Adder_stream_57</visualName>
        <currentPosition>
          <x>1645</x>
          <y>1215</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_132.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_132.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_132.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_133</name>
        <instanceName>Adder_stream_58</instanceName>
        <visualName>Adder_stream_58</visualName>
        <currentPosition>
          <x>1160</x>
          <y>1320</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_133.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_133.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_133.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_134</name>
        <instanceName>Adder_stream_59</instanceName>
        <visualName>Adder_stream_59</visualName>
        <currentPosition>
          <x>1770</x>
          <y>1320</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_134.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_134.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_134.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_135</name>
        <instanceName>Adder_stream_60</instanceName>
        <visualName>Adder_stream_60</visualName>
        <currentPosition>
          <x>1770</x>
          <y>1455</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_135.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_135.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_135.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_136</name>
        <instanceName>clock_5</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>845</x>
          <y>850</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_137</name>
        <instanceName>Multiplier_stream_25</instanceName>
        <visualName>Multiplier_stream_25</visualName>
        <currentPosition>
          <x>525</x>
          <y>995</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_137.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_137.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_137.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_138</name>
        <instanceName>Multiplier_stream_26</instanceName>
        <visualName>Multiplier_stream_26</visualName>
        <currentPosition>
          <x>685</x>
          <y>995</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_138.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_138.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_138.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_139</name>
        <instanceName>Multiplier_stream_27</instanceName>
        <visualName>Multiplier_stream_27</visualName>
        <currentPosition>
          <x>845</x>
          <y>990</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_139.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_139.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_139.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_14</name>
        <instanceName>Combine1toN_8</instanceName>
        <visualName>Combine1toN_8</visualName>
        <currentPosition>
          <x>35</x>
          <y>50</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_14.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_14.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_140</name>
        <instanceName>Multiplier_stream_28</instanceName>
        <visualName>Multiplier_stream_28</visualName>
        <currentPosition>
          <x>1005</x>
          <y>995</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_140.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_140.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_140.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_141</name>
        <instanceName>Multiplier_stream_29</instanceName>
        <visualName>Multiplier_stream_29</visualName>
        <currentPosition>
          <x>1165</x>
          <y>990</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_141.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_141.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_141.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_142</name>
        <instanceName>Multiplier_stream_30</instanceName>
        <visualName>Multiplier_stream_30</visualName>
        <currentPosition>
          <x>1325</x>
          <y>990</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_142.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_142.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_142.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_143</name>
        <instanceName>Multiplier_stream_31</instanceName>
        <visualName>Multiplier_stream_31</visualName>
        <currentPosition>
          <x>1485</x>
          <y>985</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_143.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_143.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_143.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_144</name>
        <instanceName>Multiplier_stream_32</instanceName>
        <visualName>Multiplier_stream_32</visualName>
        <currentPosition>
          <x>1645</x>
          <y>990</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_144.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_144.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_144.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_145</name>
        <instanceName>nRst_5</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>850</x>
          <y>885</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_146</name>
        <instanceName>VG_ch2_1</instanceName>
        <visualName>VG_ch2_1</visualName>
        <currentPosition>
          <x>1940</x>
          <y>175</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_146.#I#VG_ch2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_147</name>
        <instanceName>VG_ch3_1</instanceName>
        <visualName>VG_ch3_1</visualName>
        <currentPosition>
          <x>1970</x>
          <y>820</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_147.#I#VG_ch3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_148</name>
        <instanceName>VG_ch4_1</instanceName>
        <visualName>VG_ch4_1</visualName>
        <currentPosition>
          <x>1925</x>
          <y>1455</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_148.#I#VG_ch4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_15</name>
        <instanceName>Combine1toN_9</instanceName>
        <visualName>Combine1toN_9</visualName>
        <currentPosition>
          <x>35</x>
          <y>170</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_15.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_15.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_16</name>
        <instanceName>Combine1toN_10</instanceName>
        <visualName>Combine1toN_10</visualName>
        <currentPosition>
          <x>35</x>
          <y>290</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_16.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_16.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_17</name>
        <instanceName>Combine1toN_11</instanceName>
        <visualName>Combine1toN_11</visualName>
        <currentPosition>
          <x>35</x>
          <y>410</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_17.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_17.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_18</name>
        <instanceName>Combine1toN_12</instanceName>
        <visualName>Combine1toN_12</visualName>
        <currentPosition>
          <x>35</x>
          <y>530</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_18.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_18.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_19</name>
        <instanceName>Combine1toN_13</instanceName>
        <visualName>Combine1toN_13</visualName>
        <currentPosition>
          <x>35</x>
          <y>650</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_19.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_19.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_2</name>
        <instanceName>clock_1</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>-135</x>
          <y>-910</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_20</name>
        <instanceName>Combine1toN_14</instanceName>
        <visualName>Combine1toN_14</visualName>
        <currentPosition>
          <x>35</x>
          <y>770</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_20.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_20.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_21</name>
        <instanceName>Combine1toN_15</instanceName>
        <visualName>Combine1toN_15</visualName>
        <currentPosition>
          <x>35</x>
          <y>890</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_21.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_21.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_22</name>
        <instanceName>Combine1toN_16</instanceName>
        <visualName>Combine1toN_16</visualName>
        <currentPosition>
          <x>35</x>
          <y>1010</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_22.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_22.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_23</name>
        <instanceName>Combine1toN_17</instanceName>
        <visualName>Combine1toN_17</visualName>
        <currentPosition>
          <x>275</x>
          <y>-800</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_23.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_23.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_24</name>
        <instanceName>Combine1toN_18</instanceName>
        <visualName>Combine1toN_18</visualName>
        <currentPosition>
          <x>275</x>
          <y>-680</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_24.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_24.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_25</name>
        <instanceName>Combine1toN_19</instanceName>
        <visualName>Combine1toN_19</visualName>
        <currentPosition>
          <x>275</x>
          <y>-560</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_25.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_25.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_26</name>
        <instanceName>Combine1toN_20</instanceName>
        <visualName>Combine1toN_20</visualName>
        <currentPosition>
          <x>275</x>
          <y>-440</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_26.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_26.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_27</name>
        <instanceName>Combine1toN_21</instanceName>
        <visualName>Combine1toN_21</visualName>
        <currentPosition>
          <x>275</x>
          <y>-320</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_27.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_27.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_28</name>
        <instanceName>Combine1toN_22</instanceName>
        <visualName>Combine1toN_22</visualName>
        <currentPosition>
          <x>275</x>
          <y>-200</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_28.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_28.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_29</name>
        <instanceName>Combine1toN_23</instanceName>
        <visualName>Combine1toN_23</visualName>
        <currentPosition>
          <x>275</x>
          <y>-80</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_29.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_29.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_3</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-145</x>
          <y>-875</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_30</name>
        <instanceName>Combine1toN_24</instanceName>
        <visualName>Combine1toN_24</visualName>
        <currentPosition>
          <x>275</x>
          <y>40</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_30.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_30.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_31</name>
        <instanceName>Combine1toN_25</instanceName>
        <visualName>Combine1toN_25</visualName>
        <currentPosition>
          <x>275</x>
          <y>160</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_31.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_31.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_32</name>
        <instanceName>Combine1toN_26</instanceName>
        <visualName>Combine1toN_26</visualName>
        <currentPosition>
          <x>275</x>
          <y>280</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_32.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_32.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_33</name>
        <instanceName>Combine1toN_27</instanceName>
        <visualName>Combine1toN_27</visualName>
        <currentPosition>
          <x>275</x>
          <y>400</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_33.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_33.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_34</name>
        <instanceName>Combine1toN_28</instanceName>
        <visualName>Combine1toN_28</visualName>
        <currentPosition>
          <x>275</x>
          <y>520</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_34.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_34.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_35</name>
        <instanceName>Combine1toN_29</instanceName>
        <visualName>Combine1toN_29</visualName>
        <currentPosition>
          <x>275</x>
          <y>640</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_35.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_35.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_36</name>
        <instanceName>Combine1toN_30</instanceName>
        <visualName>Combine1toN_30</visualName>
        <currentPosition>
          <x>275</x>
          <y>760</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_36.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_36.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_37</name>
        <instanceName>Combine1toN_31</instanceName>
        <visualName>Combine1toN_31</visualName>
        <currentPosition>
          <x>275</x>
          <y>880</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_37.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_37.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_38</name>
        <instanceName>Combine1toN_32</instanceName>
        <visualName>Combine1toN_32</visualName>
        <currentPosition>
          <x>275</x>
          <y>1000</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_38.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_38.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_39</name>
        <instanceName>V_ch2_1</instanceName>
        <visualName>V_ch2_1</visualName>
        <currentPosition>
          <x>565</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_39.#I#V_ch2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_4</name>
        <instanceName>CC_1</instanceName>
        <visualName>CC_1</visualName>
        <currentPosition>
          <x>-380</x>
          <y>-840</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_4.#I#CC</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_40</name>
        <instanceName>V_ch3_1</instanceName>
        <visualName>V_ch3_1</visualName>
        <currentPosition>
          <x>720</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_40.#I#V_ch3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_41</name>
        <instanceName>V_ch4_1</instanceName>
        <visualName>V_ch4_1</visualName>
        <currentPosition>
          <x>880</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_41.#I#V_ch4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_42</name>
        <instanceName>V_ch5_1</instanceName>
        <visualName>V_ch5_1</visualName>
        <currentPosition>
          <x>1040</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_42.#I#V_ch5</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_43</name>
        <instanceName>V_ch6_1</instanceName>
        <visualName>V_ch6_1</visualName>
        <currentPosition>
          <x>1215</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_43.#I#V_ch6</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_44</name>
        <instanceName>V_ch7_1</instanceName>
        <visualName>V_ch7_1</visualName>
        <currentPosition>
          <x>1390</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_44.#I#V_ch7</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_45</name>
        <instanceName>V_ch8_1</instanceName>
        <visualName>V_ch8_1</visualName>
        <currentPosition>
          <x>1545</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_45.#I#V_ch8</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_46</name>
        <instanceName>Adder_stream_1</instanceName>
        <visualName>Adder_stream_1</visualName>
        <currentPosition>
          <x>560</x>
          <y>-825</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_46.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_46.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_46.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_47</name>
        <instanceName>Multiplier_stream_2</instanceName>
        <visualName>Multiplier_stream_2</visualName>
        <currentPosition>
          <x>720</x>
          <y>-930</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_47.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_47.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_47.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_48</name>
        <instanceName>Multiplier_stream_3</instanceName>
        <visualName>Multiplier_stream_3</visualName>
        <currentPosition>
          <x>880</x>
          <y>-935</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_48.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_48.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_48.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_49</name>
        <instanceName>Multiplier_stream_4</instanceName>
        <visualName>Multiplier_stream_4</visualName>
        <currentPosition>
          <x>1040</x>
          <y>-930</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_49.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_49.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_49.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_5</name>
        <instanceName>Combine1toN_1</instanceName>
        <visualName>Combine1toN_1</visualName>
        <currentPosition>
          <x>35</x>
          <y>-795</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_5.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_5.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_50</name>
        <instanceName>Multiplier_stream_5</instanceName>
        <visualName>Multiplier_stream_5</visualName>
        <currentPosition>
          <x>1200</x>
          <y>-935</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_50.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_50.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_50.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_51</name>
        <instanceName>Multiplier_stream_6</instanceName>
        <visualName>Multiplier_stream_6</visualName>
        <currentPosition>
          <x>1360</x>
          <y>-935</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_51.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_51.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_51.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_52</name>
        <instanceName>Multiplier_stream_7</instanceName>
        <visualName>Multiplier_stream_7</visualName>
        <currentPosition>
          <x>1520</x>
          <y>-940</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_52.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_52.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_52.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_53</name>
        <instanceName>Multiplier_stream_8</instanceName>
        <visualName>Multiplier_stream_8</visualName>
        <currentPosition>
          <x>1680</x>
          <y>-935</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_53.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_53.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_53.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_54</name>
        <instanceName>Adder_stream_2</instanceName>
        <visualName>Adder_stream_2</visualName>
        <currentPosition>
          <x>725</x>
          <y>-825</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_54.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_54.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_54.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_55</name>
        <instanceName>Adder_stream_3</instanceName>
        <visualName>Adder_stream_3</visualName>
        <currentPosition>
          <x>875</x>
          <y>-820</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_55.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_55.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_55.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_56</name>
        <instanceName>Adder_stream_4</instanceName>
        <visualName>Adder_stream_4</visualName>
        <currentPosition>
          <x>1040</x>
          <y>-820</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_56.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_56.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_56.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_57</name>
        <instanceName>Adder_stream_5</instanceName>
        <visualName>Adder_stream_5</visualName>
        <currentPosition>
          <x>1200</x>
          <y>-820</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_57.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_57.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_57.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_58</name>
        <instanceName>Adder_stream_6</instanceName>
        <visualName>Adder_stream_6</visualName>
        <currentPosition>
          <x>1365</x>
          <y>-820</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_58.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_58.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_58.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_59</name>
        <instanceName>Adder_stream_7</instanceName>
        <visualName>Adder_stream_7</visualName>
        <currentPosition>
          <x>1515</x>
          <y>-820</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_59.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_59.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_59.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_6</name>
        <instanceName>Combine1toN_2</instanceName>
        <visualName>Combine1toN_2</visualName>
        <currentPosition>
          <x>35</x>
          <y>-670</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_6.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_6.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_60</name>
        <instanceName>Adder_stream_8</instanceName>
        <visualName>Adder_stream_8</visualName>
        <currentPosition>
          <x>1680</x>
          <y>-825</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_60.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_60.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_60.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_61</name>
        <instanceName>Adder_stream_9</instanceName>
        <visualName>Adder_stream_9</visualName>
        <currentPosition>
          <x>725</x>
          <y>-710</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_61.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_61.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_61.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_62</name>
        <instanceName>Adder_stream_10</instanceName>
        <visualName>Adder_stream_10</visualName>
        <currentPosition>
          <x>1050</x>
          <y>-710</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_62.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_62.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_62.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_63</name>
        <instanceName>Adder_stream_11</instanceName>
        <visualName>Adder_stream_11</visualName>
        <currentPosition>
          <x>1370</x>
          <y>-710</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_63.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_63.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_63.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_64</name>
        <instanceName>Adder_stream_12</instanceName>
        <visualName>Adder_stream_12</visualName>
        <currentPosition>
          <x>1680</x>
          <y>-710</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_64.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_64.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_64.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_65</name>
        <instanceName>Adder_stream_13</instanceName>
        <visualName>Adder_stream_13</visualName>
        <currentPosition>
          <x>1195</x>
          <y>-605</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_65.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_65.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_65.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_66</name>
        <instanceName>Adder_stream_14</instanceName>
        <visualName>Adder_stream_14</visualName>
        <currentPosition>
          <x>1805</x>
          <y>-605</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_66.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_66.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_66.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_67</name>
        <instanceName>Adder_stream_15</instanceName>
        <visualName>Adder_stream_15</visualName>
        <currentPosition>
          <x>1805</x>
          <y>-470</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_67.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_67.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_67.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_68</name>
        <instanceName>VG_ch1_1</instanceName>
        <visualName>VG_ch1_1</visualName>
        <currentPosition>
          <x>1960</x>
          <y>-475</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_68.#I#VG_ch1</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_69</name>
        <instanceName>clock_2</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>880</x>
          <y>-1075</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_7</name>
        <instanceName>Multiplier_stream_1</instanceName>
        <visualName>Multiplier_stream_1</visualName>
        <currentPosition>
          <x>560</x>
          <y>-930</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_7.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_7.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_7.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_70</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>885</x>
          <y>-1040</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_71</name>
        <instanceName>Adder_stream_16</instanceName>
        <visualName>Adder_stream_16</visualName>
        <currentPosition>
          <x>540</x>
          <y>-175</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_71.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_71.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_71.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_72</name>
        <instanceName>Adder_stream_17</instanceName>
        <visualName>Adder_stream_17</visualName>
        <currentPosition>
          <x>705</x>
          <y>-175</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_72.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_72.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_72.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_73</name>
        <instanceName>Adder_stream_18</instanceName>
        <visualName>Adder_stream_18</visualName>
        <currentPosition>
          <x>855</x>
          <y>-170</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_73.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_73.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_73.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_74</name>
        <instanceName>Adder_stream_19</instanceName>
        <visualName>Adder_stream_19</visualName>
        <currentPosition>
          <x>1020</x>
          <y>-170</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_74.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_74.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_74.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_75</name>
        <instanceName>Adder_stream_20</instanceName>
        <visualName>Adder_stream_20</visualName>
        <currentPosition>
          <x>1180</x>
          <y>-170</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_75.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_75.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_75.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_76</name>
        <instanceName>Adder_stream_21</instanceName>
        <visualName>Adder_stream_21</visualName>
        <currentPosition>
          <x>1345</x>
          <y>-170</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_76.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_76.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_76.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_77</name>
        <instanceName>Adder_stream_22</instanceName>
        <visualName>Adder_stream_22</visualName>
        <currentPosition>
          <x>1495</x>
          <y>-170</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_77.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_77.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_77.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_78</name>
        <instanceName>Adder_stream_23</instanceName>
        <visualName>Adder_stream_23</visualName>
        <currentPosition>
          <x>1660</x>
          <y>-175</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_78.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_78.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_78.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_79</name>
        <instanceName>Adder_stream_24</instanceName>
        <visualName>Adder_stream_24</visualName>
        <currentPosition>
          <x>705</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_79.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_79.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_79.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_8</name>
        <instanceName>V_ch1_1</instanceName>
        <visualName>V_ch1_1</visualName>
        <currentPosition>
          <x>410</x>
          <y>-1100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_8.#I#V_ch1</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_80</name>
        <instanceName>Adder_stream_25</instanceName>
        <visualName>Adder_stream_25</visualName>
        <currentPosition>
          <x>1030</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_80.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_80.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_80.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_81</name>
        <instanceName>Adder_stream_26</instanceName>
        <visualName>Adder_stream_26</visualName>
        <currentPosition>
          <x>1350</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_81.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_81.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_81.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_82</name>
        <instanceName>Adder_stream_27</instanceName>
        <visualName>Adder_stream_27</visualName>
        <currentPosition>
          <x>1660</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_82.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_82.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_82.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_83</name>
        <instanceName>Adder_stream_28</instanceName>
        <visualName>Adder_stream_28</visualName>
        <currentPosition>
          <x>1175</x>
          <y>45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_83.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_83.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_83.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_84</name>
        <instanceName>Adder_stream_29</instanceName>
        <visualName>Adder_stream_29</visualName>
        <currentPosition>
          <x>1785</x>
          <y>45</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_84.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_84.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_84.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_85</name>
        <instanceName>Adder_stream_30</instanceName>
        <visualName>Adder_stream_30</visualName>
        <currentPosition>
          <x>1785</x>
          <y>180</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_85.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_85.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_85.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_86</name>
        <instanceName>clock_3</instanceName>
        <visualName>clock</visualName>
        <currentPosition>
          <x>860</x>
          <y>-425</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_87</name>
        <instanceName>Multiplier_stream_9</instanceName>
        <visualName>Multiplier_stream_9</visualName>
        <currentPosition>
          <x>540</x>
          <y>-280</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_87.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_87.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_87.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_88</name>
        <instanceName>Multiplier_stream_10</instanceName>
        <visualName>Multiplier_stream_10</visualName>
        <currentPosition>
          <x>700</x>
          <y>-280</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_88.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_88.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_88.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_89</name>
        <instanceName>Multiplier_stream_11</instanceName>
        <visualName>Multiplier_stream_11</visualName>
        <currentPosition>
          <x>860</x>
          <y>-285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_89.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_89.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_89.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_9</name>
        <instanceName>Combine1toN_3</instanceName>
        <visualName>Combine1toN_3</visualName>
        <currentPosition>
          <x>35</x>
          <y>-550</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_9.#I#Din</name>
            <expanded>true</expanded>
          </interface>
          <interface>
            <name>block_9.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_90</name>
        <instanceName>Multiplier_stream_12</instanceName>
        <visualName>Multiplier_stream_12</visualName>
        <currentPosition>
          <x>1020</x>
          <y>-280</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_90.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_90.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_90.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_91</name>
        <instanceName>Multiplier_stream_13</instanceName>
        <visualName>Multiplier_stream_13</visualName>
        <currentPosition>
          <x>1180</x>
          <y>-285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_91.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_91.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_91.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_92</name>
        <instanceName>Multiplier_stream_14</instanceName>
        <visualName>Multiplier_stream_14</visualName>
        <currentPosition>
          <x>1340</x>
          <y>-285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_92.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_92.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_92.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_93</name>
        <instanceName>Multiplier_stream_15</instanceName>
        <visualName>Multiplier_stream_15</visualName>
        <currentPosition>
          <x>1500</x>
          <y>-290</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_93.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_93.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_93.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_94</name>
        <instanceName>Multiplier_stream_16</instanceName>
        <visualName>Multiplier_stream_16</visualName>
        <currentPosition>
          <x>1660</x>
          <y>-285</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_94.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_94.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_94.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_95</name>
        <instanceName>nRst_3</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>865</x>
          <y>-390</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_96</name>
        <instanceName>Adder_stream_31</instanceName>
        <visualName>Adder_stream_31</visualName>
        <currentPosition>
          <x>550</x>
          <y>465</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_96.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_96.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_96.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_97</name>
        <instanceName>Adder_stream_32</instanceName>
        <visualName>Adder_stream_32</visualName>
        <currentPosition>
          <x>715</x>
          <y>465</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_97.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_97.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_97.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_98</name>
        <instanceName>Adder_stream_33</instanceName>
        <visualName>Adder_stream_33</visualName>
        <currentPosition>
          <x>865</x>
          <y>470</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_98.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_98.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_98.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_99</name>
        <instanceName>Adder_stream_34</instanceName>
        <visualName>Adder_stream_34</visualName>
        <currentPosition>
          <x>1030</x>
          <y>470</y>
        </currentPosition>
        <flippedPorts>true</flippedPorts>
        <interfaces>
          <interface>
            <name>block_99.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_99.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_99.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems/>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>5</revision>
  </ProjectVersion>

</PathWaveFpgaProject>
