// Seed: 3873494968
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  logic id_2;
  assign id_2 = id_2 && id_1 == 1;
endmodule
