===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.1115 seconds

  ----Wall Time----  ----Name----
    4.1862 ( 11.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4668 (  9.3%)    Parse modules
    0.6824 (  1.8%)    Verify circuit
   19.4958 ( 52.5%)  'firrtl.circuit' Pipeline
    1.5201 (  4.1%)    'firrtl.module' Pipeline
    1.4257 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0944 (  0.3%)      LowerCHIRRTLPass
    0.1285 (  0.3%)    InferWidths
    0.8755 (  2.4%)    InferResets
    0.0634 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0863 (  0.2%)    WireDFT
    0.0903 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7705 (  2.1%)    LowerFIRRTLTypes
    7.9997 ( 21.6%)    'firrtl.module' Pipeline
    0.8588 (  2.3%)      ExpandWhens
    0.0268 (  0.1%)      RemoveInvalid
    6.6544 ( 17.9%)      Canonicalizer
    0.4597 (  1.2%)      InferReadWrite
    0.6165 (  1.7%)    Inliner
    1.1954 (  3.2%)    IMConstProp
    0.0766 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0777 (  0.2%)    BlackBoxReader
    0.0777 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.0579 ( 13.6%)    'firrtl.module' Pipeline
    5.0578 ( 13.6%)      Canonicalizer
    0.4729 (  1.3%)    RemoveUnusedPorts
    0.0737 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4414 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8556 ( 10.4%)  LowerFIRRTLToHW
    0.0747 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.4762 ( 12.1%)  'hw.module' Pipeline
    1.0074 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7375 (  7.4%)    Canonicalizer
    0.7313 (  2.0%)    HWCleanup
    0.8831 (  2.4%)  'hw.module' Pipeline
    0.0869 (  0.2%)    HWLegalizeModules
    0.7962 (  2.1%)    PrettifyVerilog
    3.9943 ( 10.8%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   37.1115 (100.0%)  Total

{
  totalTime: 37.139,
  maxMemory: 697323520
}
