<module name="DEBUGSS_WRAP0_ROM_TABLE_0_1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="ROM_TABLE_0_1_ROM_ENTRY0" acronym="ROM_TABLE_0_1_ROM_ENTRY0" offset="0x0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x2" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_ENTRY1" acronym="ROM_TABLE_0_1_ROM_ENTRY1" offset="0x4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x8192" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_ENTRY2" acronym="ROM_TABLE_0_1_ROM_ENTRY2" offset="0x8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x1" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY0" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY0" offset="0x8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY1" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY1" offset="0xC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY2" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY2" offset="0x10" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY3" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY3" offset="0x14" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY4" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY4" offset="0x18" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY5" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY5" offset="0x1C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY6" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY6" offset="0x20" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY7" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY7" offset="0x24" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY8" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY8" offset="0x28" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY9" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY9" offset="0x2C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY10" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY10" offset="0x30" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY11" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY11" offset="0x34" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY12" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY12" offset="0x38" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY13" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY13" offset="0x3C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY14" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY14" offset="0x40" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY15" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY15" offset="0x44" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY16" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY16" offset="0x48" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY17" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY17" offset="0x4C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY18" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY18" offset="0x50" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY19" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY19" offset="0x54" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY20" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY20" offset="0x58" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY21" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY21" offset="0x5C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY22" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY22" offset="0x60" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY23" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY23" offset="0x64" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY24" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY24" offset="0x68" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY25" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY25" offset="0x6C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY26" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY26" offset="0x70" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY27" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY27" offset="0x74" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY28" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY28" offset="0x78" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY29" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY29" offset="0x7C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY30" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY30" offset="0x80" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY31" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY31" offset="0x84" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY32" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY32" offset="0x88" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY33" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY33" offset="0x8C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY34" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY34" offset="0x90" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY35" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY35" offset="0x94" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY36" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY36" offset="0x98" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY37" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY37" offset="0x9C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY38" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY38" offset="0xA0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY39" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY39" offset="0xA4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY40" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY40" offset="0xA8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY41" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY41" offset="0xAC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY42" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY42" offset="0xB0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY43" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY43" offset="0xB4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY44" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY44" offset="0xB8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY45" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY45" offset="0xBC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY46" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY46" offset="0xC0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY47" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY47" offset="0xC4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY48" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY48" offset="0xC8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY49" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY49" offset="0xCC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY50" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY50" offset="0xD0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY51" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY51" offset="0xD4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY52" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY52" offset="0xD8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY53" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY53" offset="0xDC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY54" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY54" offset="0xE0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY55" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY55" offset="0xE4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY56" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY56" offset="0xE8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY57" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY57" offset="0xEC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY58" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY58" offset="0xF0" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY59" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY59" offset="0xF4" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY60" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY60" offset="0xF8" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY61" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY61" offset="0xFC" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY62" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY62" offset="0x100" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_ROM_MANUAL_ENTRY63" acronym="ROM_TABLE_0_1_ROM_MANUAL_ENTRY63" offset="0x104" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x1" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x0" description="always read as 1" range="1" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_PERIPHID0" acronym="ROM_TABLE_0_1_PERIPHID0" offset="0x108" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_PERIPHID1" acronym="ROM_TABLE_0_1_PERIPHID1" offset="0x10C" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_PERIPHID2" acronym="ROM_TABLE_0_1_PERIPHID2" offset="0x110" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_PERIPHID3" acronym="ROM_TABLE_0_1_PERIPHID3" offset="0x114" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_PERIPHID4" acronym="ROM_TABLE_0_1_PERIPHID4" offset="0x118" width="32" description="">
		<bitfield id="RA00" width="1" begin="31" end="31" resetval="0x0" description="always read as 0" range="31" rwaccess="R"/> 
		<bitfield id="BASEADDR" width="19" begin="30" end="12" resetval="0x0" description="Component base address" range="30 - 12" rwaccess="R"/> 
		<bitfield id="RA30" width="3" begin="11" end="9" resetval="0x0" description="always read as 0" range="11 - 9" rwaccess="R"/> 
		<bitfield id="PWRID" width="5" begin="8" end="4" resetval="0x0" description="always read as 0" range="8 - 4" rwaccess="R"/> 
		<bitfield id="RA0" width="1" begin="3" end="3" resetval="0x0" description="always read as 0" range="3" rwaccess="R"/> 
		<bitfield id="PWRIDVAL" width="1" begin="2" end="2" resetval="0x0" description="power id valid" range="2" rwaccess="R"/> 
		<bitfield id="RA1" width="1" begin="1" end="1" resetval="0x1" description="always read as 1" range="1" rwaccess="R"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_COMPID0" acronym="ROM_TABLE_0_1_COMPID0" offset="0x3FC" width="32" description="">
		<bitfield id="VAR" width="32" begin="31" end="0" resetval="0x13" description="Component id0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_COMPID1" acronym="ROM_TABLE_0_1_COMPID1" offset="0x3FC" width="32" description="">
		<bitfield id="VAR" width="32" begin="31" end="0" resetval="0x16" description="Component id1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_COMPID2" acronym="ROM_TABLE_0_1_COMPID2" offset="0x3FC" width="32" description="">
		<bitfield id="VAR" width="32" begin="31" end="0" resetval="0x5" description="Component id2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="ROM_TABLE_0_1_COMPID3" acronym="ROM_TABLE_0_1_COMPID3" offset="0x3FC" width="32" description="">
		<bitfield id="VAR" width="32" begin="31" end="0" resetval="0x177" description="Component id3" range="31 - 0" rwaccess="R"/>
	</register>
</module>