<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Xilinx.com</spirit:vendor>
  <spirit:library>Xilinx</spirit:library>
  <spirit:name>Azimuth_test_axi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Azimuth_test_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>18db8ec0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Azimuth_test_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>18db8ec0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c50357ff</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>12f4c5d1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cordic_0/cordic_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/div_gen_0/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cordic_1/cordic_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cordic_sqrt/cordic_sqrt.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_0/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_1/mult_gen_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Azimuth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Azimuth_test_axi_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Azimuth_test_axi_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d0358d6a</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cordic" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cordic_0/cordic_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/div_gen_0/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cordic_1/cordic_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cordic_sqrt/cordic_sqrt.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_0/mult_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mult_gen_1/mult_gen_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Azimuth.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Azimuth_test_axi_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Azimuth_test_axi_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cordic_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cordic" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mult_gen" xilinx:version="12.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Azimuth_test_axi_v1_0/data/Azimuth_test_axi.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Azimuth_test_axi_v1_0/data/Azimuth_test_axi.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Azimuth_test_axi_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Azimuth_test_axi_v1_0/src/Azimuth_test_axi.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Azimuth_test_axi_v1_0/src/Azimuth_test_axi.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Azimuth_test_axi_v1_0/src/Azimuth_test_axi_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Azimuth_test_axi_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_12f4c5d1</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Azimuth_test_axi_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Azimuth_test_axi_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-17T07:55:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f573cd3_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d25484_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249dc80c_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f4b0c9_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123dbda9_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bbdce2_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d949cb9_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ec0a1b_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b24ac8_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216592a5_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772a2cf9_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61813343_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303f9bf3_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288c502_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f26633a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e084f5_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36273a8d_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2e7892_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b32812_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406d9df5_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cc0f2d_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62359117_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3acaf0_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c715b89_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c795090_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bbf0a3_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b79a21_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493f63d1_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e22fff6_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2895e84c_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fac6424_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d7f34e_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ea1c4c_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35846c9a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e320ad_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6931f0_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2362ff9a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7a5d5b_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e32025_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d7b96f_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad03b3d_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31aca9d0_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508bf25b_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57553c8_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d94c798_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbb5f4f_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111a692f_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26aa46f_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dce997e_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650a4e48_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f41d710_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@badf4e0_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d57c3ad_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbdf31e_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c2d614_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a68e959_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e905a70_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e88fdc_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd4012a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a14cfd_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b430c6_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9b002_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da33c9d_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8e24e1_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d95869_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba22283_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d95bcfc_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449d8452_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a36010c_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dab8c49_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5773f0_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8f914_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc0726d_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0249c0_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9540a8_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40416528_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d875ae_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c82d6af_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c166d2_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cd4f6b_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6592258a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc31c22_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed9d201_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f7218_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bde52_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257cf0d3_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d0d0a7_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b46aab1_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1c2fac_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a8eb69_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7140a2d9_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c73368_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acb7f67_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5730d1dc_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b050314_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eff2ba8_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a8f252_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b50b65_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8f877b_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48369d0a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b117f2_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e6152f_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c42723_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb790da_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5698c6a_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69297b28_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62900058_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a9e94c_ARCHIVE_LOCATION">/home/reza/REZA/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d830931_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27175c46_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8ae098_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a215c19_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5d6d18_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f49d6f9_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6961d583_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1dc9f6_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f88cca_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec09a31_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2592cd65_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4022bb29_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f99898_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac96376_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505dd9e4_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c480d56_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497796ae_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4081c73e_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b997b_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39856fff_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f29622_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3874e5b2_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f26c73_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352a684b_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c314dd_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e641778_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8c1766_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ae3fc0_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d7184b_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f01404_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3666fc4d_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4916201c_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4d28e3_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614cdc7e_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380a6cc4_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45964886_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6d0c35_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffbff57_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e897513_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5d8461_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4a0322_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4496e7_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3595f5_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6ca68a_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b3ae7b_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c7e932_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fab7215_ARCHIVE_LOCATION">d:/Projects/probation training/linux laptop ip_repo/ip_repo/Azimuth_test_axi_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2db06ff6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4bdab610"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b8a95f07"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
