<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1" />

        <title>Simulating the Verilog (FPGA target) generated by Chisel &middot; lowRISC</title>
        <link rel='stylesheet' href='http://fonts.googleapis.com/css?family=Open+Sans:400,300,600' type='text/css'>
        <link rel="stylesheet" href="http://www.lowrisc.org/libraries/normalize.3.0.1.css" />
        <link rel="stylesheet" href="http://www.lowrisc.org/css/liquorice.css" />
        <link rel="shortcut icon" href="/favicon.ico" />
        <link rel="alternate" href="http://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>
    <body class="li-body">

<header class="li-page-header">
  <div class="li-header-top">
  </div>
    <div class="container">
        <div class="row">
            <div class="sixteen columns">
                <div class="li-brand li-left">
                
                <a href="http://www.lowrisc.org/"><img src="http://www.lowrisc.org/img/lowrisc_header_logo.png"/></a></div>
                <div class="li-menu li-left">
                    <span class="li-menu-icon" onclick="javascript:toggle('menu');">&#9776;</span>
                    <ul id="menu2" class="li-menu-items">
                        
                            <li><a href="/about/"> About </a></li>
                        
                            <li><a href="/faq/"> FAQ </a></li>
                        
                            <li><a href="/docs/"> Docs </a></li>
                        
                            <li><a href="/community/"> Community </a></li>
                        
                    </ul>
                </div>
            </div>
        </div>
        <div class="row">
            <div class="sixteen columns">
                <ul id="menu" class="li-menu-items li-menu-mobile">
                    
                        <li><a href="/about/"> About </a></li>
                    
                        <li><a href="/faq/"> FAQ </a></li>
                    
                        <li><a href="/docs/"> Docs </a></li>
                    
                        <li><a href="/community/"> Community </a></li>
                    
                </ul>
            </div>
        </div>
    </div>
</header>






    <div class="container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="http://www.lowrisc.org/docs/tutorial/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Simulating the Verilog (FPGA target) generated by Chisel</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>Chisel can generate Verilog for an FPGA target. This Verilog RTL can also be simulated with the Synopsys VCS tool (other Verilog simulators are not supported at present).</p>

<p>To generate the VCS simulator binary:</p>

<pre><code># requirements: riscv-gnu-toolchain, riscv-fesvr
# set up the RISCV environment variables
# set up the VCS environment variables
cd $TOP/fsim
make
</code></pre>

<p>This will generate a simulator called <code>simv-DefaultFPGAConfig</code>
assuming the Default configuration is used. As was the case for the
Chisel emulator, for simulating a different lowRISC configuration,
TAGW32S2T4FPGA for example, you can either change the CONFIG variable
in the Makefile or temporarily run make as:</p>

<pre><code>CONFIG=TAGW32S2T4FPGA make
</code></pre>

<p>However, if you decide to the temporary CONFIG target, you need to add
the temporary target before all make commands, such as make run.</p>

<p>Note: Only configurations labelled with FPGA can be used when
simulating RTL generated for an FPGA.  For a certain <code>Chisel/VLSI</code>
target <code>TARGET</code>, the corresponding FPGA target will be labelled as
<code>TARGETFPGA</code>. See <code>lowrisc-chip/src/main/scala/PublicConfigs.scala</code>
for more details.</p>

<p>If the VCD (or VPD) waveform is needed, run the following instead.</p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
cd $TOP/fsim
make debug
</code></pre>

<p>There are multiple pre-build test cases to test the Rocket Core. To run the pre-built tests:</p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# build and run the basic ISA test cases
make run-asm-tests
# build and run the bench-mark tests
make run-bmarks-test
# build and run the tag cache tests
make run-tag-tests

# build and run all the above tests in a single run
make run

# when VCD is required
make run-asm-tests-vcd
make run-bmarks-test-vcd
make run-tag-tests-vcd

# all tests in a single run
make run-vcd

# when VPD is required
make run-asm-tests-vpd
make run-bmarks-test-vpd
make run-tag-tests-vpd

# all tests in a single run
make run-vpd
</code></pre>

<p>To simulate the hello program in the three different modes (assuming the correct type of binary has been produced, i.e. .bare, .pk and .linux):</p>

<h3 id="bare-metal-mode:d33e1c72fe2630302e1ed58edece5340">Bare metal mode</h3>

<p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-gnu-toolchain</code></p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# No VCD/VPD file
./simv-DefaultFPGAConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=100000000 $TOP/riscv-tools/hello/hello.bare \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdfile=hello.vcd +max-cycles=100000000 \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdplusfile=hello.vpd +max-cycles=100000000 \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre>

<h3 id="with-proxy-kernel-and-newlib:d33e1c72fe2630302e1ed58edece5340">With proxy kernel and newlib</h3>

<p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-pk</code>, <code>riscv-gnu-toolchain</code></p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# No VCD/VPD file
./simv-DefaultFPGAConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=100000000 pk $TOP/riscv-tools/hello/hello.pk \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdfile=hello.vcd +max-cycles=100000000 \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdplusfile=hello.vpd +max-cycles=100000000 \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre>

<h3 id="with-a-full-linux-os:d33e1c72fe2630302e1ed58edece5340">With a full Linux OS</h3>

<p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-gcc</code>, <code>riscv-linux</code>, <code>root.bin</code></p>

<pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# boot the linux
./simv-DefaultFPGAConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=1000000000 \
  +disk=../riscv-tools/busybox-1.21.1/root.bin \
  ../riscv-tools/linux-3.14.13/vmlinux 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; vmlinux.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# in the booted linux
# /hello
</code></pre>

<p>The full Linux test can take HOURS and use up MULTIPLE GB space for log files.</p>

                    </section>
                </article>

        </div>
    </div>
    
    <div class="row li-pagination">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="http://www.lowrisc.org/docs/tutorial/verilog-asic-sim/"> Simulating the Verilog (ASIC target) generated by Chisel</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="http://www.lowrisc.org/docs/tutorial/fpga/"> Running tests on the Zedboard FPGA</a>
          
        </div>
      </div>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "docs/tutorial/verilog-fpga-sim";
                var disqus_title = "Simulating the Verilog (FPGA target) generated by Chisel";
                var disqus_url = "http://www.lowrisc.org" + "docs/tutorial/verilog-fpga-sim";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

<footer class="li-page-footer">
    <div class="container">
        <div class="row">
            <div class="sixteen columns">
            </div>
        </div>
    </div>
</footer>

    <script type="text/javascript">
    function toggle(id) {
        var e = document.getElementById(id);
        e.style.display == 'block' ? e.style.display = 'none' : e.style.display = 'block';
    }
    </script>
    </body>
</html>

