/*
 * Copyright (C) 2021 Dialog Semiconductor.
 * This computer program includes Confidential, Proprietary Information
 * of Dialog Semiconductor. All Rights Reserved.
 */


/** @addtogroup PLA_BSP_REGISTERS
  * @{
  */

/** @addtogroup D3107AA
  * @{
  */


#ifndef D3107AA_FPGA_H
#define D3107AA_FPGA_H


#ifdef __cplusplus
extern "C" {
#endif






#ifdef __cplusplus
}
#endif

#endif /* D3107AA_FPGA_H */

/** @} */ /* End of group D3107AA - MUST choose an FPGA device for doxygen comments */
/** @} */ /* End of group PLA_BSP_REGISTERS */
