{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575399491442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575399491454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:58:11 2019 " "Processing started: Tue Dec  3 13:58:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575399491454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399491454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulating-life -c simulating-life " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulating-life -c simulating-life" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399491454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575399492437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 48 " "Parallel compilation is enabled and will use 16 of the 48 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575399492437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/PS2_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/PS2_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2_Controller.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/Altera_UP_PS2_Data_In.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/Altera_UP_PS2_Data_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../Altera_UP_PS2_Data_In.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/Altera_UP_PS2_Command_Out.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/Altera_UP_PS2_Command_Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../Altera_UP_PS2_Command_Out.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/keyboard_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/keyboard_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tracker " "Found entity 1: keyboard_tracker" {  } { { "../keyboard_tracker.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/keyboard_tracker.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508866 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"VGA_CLK\";  expecting \")\" main.v(11) " "Verilog HDL syntax error at main.v(11) near text: \"VGA_CLK\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1575399508869 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"inout\";  expecting an identifier (\"inout\" is a reserved keyword ) main.v(37) " "Verilog HDL syntax error at main.v(37) near text: \"inout\";  expecting an identifier (\"inout\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1575399508869 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting an identifier (\"wire\" is a reserved keyword ) main.v(39) " "Verilog HDL syntax error at main.v(39) near text: \"wire\";  expecting an identifier (\"wire\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1575399508869 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main main.v(1) " "Ignored design unit \"main\" at main.v(1) due to previous errors" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575399508870 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(148) " "Verilog HDL information at main.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575399508870 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "simulation main.v(131) " "Ignored design unit \"simulation\" at main.v(131) due to previous errors" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 131 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575399508871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control main.v(269) " "Ignored design unit \"control\" at main.v(269) due to previous errors" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 269 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575399508871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rateDivider main.v(380) " "Ignored design unit \"rateDivider\" at main.v(380) due to previous errors" {  } { { "../main.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" 380 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575399508871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v 0 0 " "Found 0 design units, including 0 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../vga_adapter/vga_adapter.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../vga_adapter/vga_address_translator.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_adapter/vga_controller.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../vga_adapter/vga_pll.v" "" { Text "/h/u8/c8/01/singhk97/Desktop/CSC258/simulating-life/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575399508883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399508883 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575399509408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  3 13:58:29 2019 " "Processing ended: Tue Dec  3 13:58:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575399509408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575399509408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575399509408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399509408 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575399510308 ""}
