INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/projects/project_4_change_inport/project_4.srcs/sources_1/ip/lpm_ram_dq_dram/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/projects/project_4_change_inport/project_4.srcs/sources_1/ip/lpm_rom_irom/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab1/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab3/src/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab3/src/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab2/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src_change_inport/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab3/src/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab3/src/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab3/src/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab3/src/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
WARNING: [VRFC 10-2379] empty port in module declaration [Z:/25Spring/Vivado_lab/lab4/src/sc_datamem.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [Z:/25Spring/Vivado_lab/lab4/sim/TB_sc_computer_iotest.v:45]
