# Synopsys Constraint Checker(syntax only), version maplat, Build 1498R, built Jul  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Apr 04 09:56:51 2017


##### DESIGN INFO #######################################################

Top View:                "uart"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                Requested     Requested     Clock                          Clock                     Clock
Clock                                Frequency     Period        Type                           Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
ice_pll|PLLOUTCORE_derived_clock     3.2 MHz       313.700       derived (from uart|clk_in)     Autoconstr_clkgroup_0     80   
uart|CLKOS_derived_clock             3.2 MHz       313.700       derived (from uart|clk_in)     Autoconstr_clkgroup_0     26   
uart|clk_in                          1.0 MHz       1000.000      inferred                       Autoconstr_clkgroup_0     22   
uart|count_derived_clock[3]          3.2 MHz       313.700       derived (from uart|clk_in)     Autoconstr_clkgroup_0     26   
===============================================================================================================================
