ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 29, 2023 at 16:49:31 CST
ncverilog
	tb.sv
	LASER_syn.v
	tsmc13_neg.v
	+define+SDF
	+define+USECOLOR
	+access+r
	+nc64bit
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: LASER_syn.v
	module worklib.LASER:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFX1 \Y_reg_reg[24][2]  ( .D(n2264), .CK(CLK), .QN(n4875) );
                         |
ncelab: *W,CUVWSP (./LASER_syn.v,610|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,17873): Q

  ADDHX2 U4523 ( .A(n2819), .B(n2818), .S(n2829) );
             |
ncelab: *W,CUVWSP (./LASER_syn.v,3252|13): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,14079): CO

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "./LASER_syn.sdf"
	Compiled SDF file "LASER_syn.sdf.X" older than source SDF file "./LASER_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "LASER_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     LASER_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_LASER
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 10691  Annotated = 76.01% -- No. of Tchecks = 2702  Annotated = 56.40% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       10691	        8126	       76.01
		       $hold	          64	           0	        0.00
		      $width	        1118	         762	       68.16
		  $setuphold	        1520	         762	       50.13
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ADDHX2:v <0x15310028>
			streams:   0, words:     0
		worklib.CLKMX2X2:v <0x1f0da622>
			streams:   0, words:     0
		worklib.CLKXOR2X2:v <0x68d9e23e>
			streams:   0, words:     0
		worklib.DFFHQX8:v <0x7b868c3e>
			streams:   0, words:     0
		worklib.DFFX4:v <0x23d41fc9>
			streams:   0, words:     0
		worklib.testfixture:sv <0x68331e96>
			streams:  36, words: 61958
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 3653     529
		UDPs:                     653      12
		Primitives:              7942      10
		Timing outputs:          3792     504
		Registers:                576     209
		Scalar wires:            4327       -
		Expanded wires:             8       2
		Vectored wires:             2       -
		Always blocks:              3       3
		Initial blocks:            13      13
		Cont. assignments:          2       2
		Pseudo assignments:         1       1
		Timing checks:           4222     383
		Interconnect:            8325       -
		Delayed tcheck signals:  1332     952
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LASER.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
---- Used Cycle:      16897
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
== PATTERN img2.pattern
---- Used Cycle:      16896
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
== PATTERN img3.pattern
---- Used Cycle:      16896
---- Get Return: C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
== PATTERN img4.pattern
---- Used Cycle:      16896
---- Get Return: C1(10, 5),C2( 4, 9)
---- cover =  30, optimum =  30
== PATTERN img5.pattern
---- Used Cycle:      16896
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
== PATTERN img6.pattern
---- Used Cycle:      16896
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     101632  **
**   Cover total = 170/170   **
*******************************
Simulation complete via $finish(1) at time 813052 NS + 0
./tb.sv:254                  $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 29, 2023 at 16:49:54 CST  (total: 00:00:23)
