$date
	Sat Feb 22 12:45:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! uo_out [7:0] $end
$var wire 8 " uio_out [7:0] $end
$var wire 8 # uio_oe [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % ena $end
$var reg 1 & rst_n $end
$var reg 1 ' temp $end
$var reg 8 ( ui_in [7:0] $end
$var reg 8 ) uio_in [7:0] $end
$var real 1 * end_time $end
$var integer 32 + fail_count [31:0] $end
$var real 1 , start $end
$var real 1 - test_time $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % ena $end
$var wire 1 & rst_n $end
$var wire 8 . ui_in [7:0] $end
$var wire 8 / uio_in [7:0] $end
$var wire 8 0 uo_out [7:0] $end
$var wire 8 1 uio_out [7:0] $end
$var wire 8 2 uio_oe [7:0] $end
$var wire 4 3 opcode [3:0] $end
$var wire 1 4 oe_n $end
$var wire 4 5 mio_in [3:0] $end
$var wire 1 6 carry $end
$var wire 4 7 bus_in [3:0] $end
$var wire 1 8 _unused $end
$var reg 4 9 a [3:0] $end
$var reg 4 : b [3:0] $end
$var reg 4 ; bus_iomask [3:0] $end
$var reg 4 < bus_out [3:0] $end
$var reg 4 = bus_req [3:0] $end
$var reg 5 > c [4:0] $end
$var reg 1 ? done $end
$var reg 4 @ mio_out [3:0] $end
$var reg 3 A state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 A
b0 @
0?
b0 >
b11 =
b0 <
b0 ;
b0 :
b10 9
08
bx 7
06
b1 5
x4
b1 3
b1000000 2
b0 1
b11 0
bx /
b10001 .
r0 -
r0 ,
b0 +
r0 *
bx )
b10001 (
x'
x&
x%
1$
b1000000 #
b0 "
b11 !
$end
#1000
0$
#2000
b100 7
04
b100 )
b100 /
b10 A
b1 !
b1 0
b1 =
b1001111 #
b1001111 2
b1111 ;
1$
#3000
0$
#4000
b11 A
b1000000 #
b1000000 2
b0 ;
b100 :
1$
#5000
0$
#6000
b100 A
b110 >
1$
#7000
0$
#8000
b0 A
1?
b10000110 "
b10000110 1
b110 <
1$
#9000
0$
#10000
b1 A
b11 !
b11 0
b11 =
b11 9
b110 "
b110 1
0?
b1 5
1$
b10001 (
b10001 .
r10 -
b1 +
0'
#11000
0$
#12000
b10 A
b1 !
b1 0
b1 =
b1001111 #
b1001111 2
b1111 ;
1$
#13000
0$
#14000
b11 A
b1000000 #
b1000000 2
b0 ;
1$
#15000
0$
#16000
b100 A
b111 >
1$
#17000
0$
#18000
b0 A
1?
b10000111 "
b10000111 1
b111 <
1$
#19000
0$
#20000
b0 3
b0 5
1$
r20 *
b0 (
b0 .
