port(
  clk,x: in std_logic;
  y:    out std_logic
);
architecture

type states  is (a,b,c,d);
signal actSt, nextSt: states;

processWhat: process (x) begin

end process processWhat;

end;