#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Jan 15 00:05:31 2025
# Process ID: 7400
# Current directory: C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1
# Command line: vivado.exe -log Memory_block.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Memory_block.tcl
# Log file: C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/Memory_block.vds
# Journal file: C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1\vivado.jou
# Running On        :Teooff1700
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8464 MB
# Swap memory       :11274 MB
# Total Virtual     :19739 MB
# Available Virtual :8064 MB
#-----------------------------------------------------------
source Memory_block.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 508.207 ; gain = 133.297
Command: synth_design -top Memory_block -part xc7a100tcsg324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'fifo_generator_1' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_generator_1' (customized with software release 2020.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1389.973 ; gain = 447.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Memory_block' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:21]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF1' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:159]
INFO: [Synth 8-638] synthesizing module 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'D_FlipFlop' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:14]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF2' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:168]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF3' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:178]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-7400-Teooff1700/realtime/fifo_generator_1_stub.v:5' bound to instance 'FIFO1' of component 'fifo_generator_1' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:187]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-7400-Teooff1700/realtime/fifo_generator_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-7400-Teooff1700/realtime/fifo_generator_1_stub.v:5]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF4' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:203]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF5' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:212]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF6' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:222]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/.Xil/Vivado-7400-Teooff1700/realtime/fifo_generator_1_stub.v:5' bound to instance 'FIFO2' of component 'fifo_generator_1' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:231]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF7' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:246]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF8' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:255]
INFO: [Synth 8-3491] module 'D_FlipFlop' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/D_FlipFlop.vhd:4' bound to instance 'DFF9' of component 'D_FlipFlop' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:265]
INFO: [Synth 8-3491] module 'compt_decompt' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:11' bound to instance 'compt1' of component 'compt_decompt' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:275]
INFO: [Synth 8-638] synthesizing module 'compt_decompt' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'compt_decompt' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:21]
	Parameter CYCLE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Counter' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:5' bound to instance 'compt2' of component 'Clock_Counter' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:283]
INFO: [Synth 8-638] synthesizing module 'Clock_Counter' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:18]
	Parameter CYCLE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Counter' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:18]
	Parameter CYCLE_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Clock_Counter' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:5' bound to instance 'compt3' of component 'Clock_Counter' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:294]
INFO: [Synth 8-638] synthesizing module 'Clock_Counter__parameterized1' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:18]
	Parameter CYCLE_COUNT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Clock_Counter__parameterized1' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Clock_Counter.vhd:18]
INFO: [Synth 8-3491] module 'Filter_3x3' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:9' bound to instance 'filter' of component 'Filter_3x3' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:306]
INFO: [Synth 8-638] synthesizing module 'Filter_3x3' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Filter_3x3' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:29]
INFO: [Synth 8-3491] module 'Gaussian_filter' declared at 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Gaussian_filter.vhd:8' bound to instance 'filter1' of component 'Gaussian_filter' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:324]
INFO: [Synth 8-638] synthesizing module 'Gaussian_filter' [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Gaussian_filter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Gaussian_filter' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Gaussian_filter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Memory_block' (0#1) [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Memory_block.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/compt_decompt.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element Stage1sum_0_reg was removed.  [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element Stage2sum_0_reg was removed.  [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element Stage3sum_0_reg was removed.  [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Filter_3x3.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element weighted_sum_reg was removed.  [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Gaussian_filter.vhd:51]
WARNING: [Synth 8-7129] Port din4_c[7] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[6] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[5] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[4] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[3] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[2] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[1] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din4_c[0] in module Filter_3x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module compt_decompt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1506.637 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.637 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.637 ; gain = 563.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1506.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO1'
Finished Parsing XDC File [c:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO1'
Parsing XDC File [c:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO2'
Finished Parsing XDC File [c:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO2'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1596.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.807 . Memory (MB): peak = 1596.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:02:10 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:02:10 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FIFO1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FIFO2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:02:10 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STAGE_reg' in module 'Memory_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stage1 |                          0000001 |                              000
                  stage2 |                          0000010 |                              001
                  stage3 |                          0000100 |                              010
                  stage4 |                          0001000 |                              011
                  stage5 |                          0010000 |                              100
                  stage6 |                          0100000 |                              101
                  stage7 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STAGE_reg' using encoding 'one-hot' in module 'Memory_block'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:02:13 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'filter1/normalized_value_reg' and it is trimmed from '20' to '8' bits. [C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.srcs/sources_1/new/Gaussian_filter.vhd:52]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:02:20 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:02:31 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:02:31 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:02:31 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:02:41 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:02:41 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:02:41 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:02:41 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:02:41 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:02:41 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_1 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_generator   |     1|
|2     |fifo_generator_1 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    59|
|5     |LUT1             |     3|
|6     |LUT2             |   112|
|7     |LUT3             |    22|
|8     |LUT4             |    24|
|9     |LUT5             |     1|
|10    |LUT6             |     6|
|11    |FDCE             |    82|
|12    |FDPE             |     1|
|13    |FDRE             |   168|
|14    |IBUF             |    11|
|15    |OBUF             |    24|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:02:42 . Memory (MB): peak = 1596.395 ; gain = 653.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1596.395 ; gain = 563.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:02:42 . Memory (MB): peak = 1596.395 ; gain = 653.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1596.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3cc77f88
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:03:21 . Memory (MB): peak = 1596.395 ; gain = 1074.773
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1596.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/project/projectVhdlFiltre2D/Filtre2D_Deogracias/Filtre2D_Deogracias.runs/synth_1/Memory_block.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Memory_block_utilization_synth.rpt -pb Memory_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 00:10:48 2025...
