

================================================================
== Vivado HLS Report for 'Conv1DMac_new395'
================================================================
* Date:           Wed Apr 26 22:20:22 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten5)
	3  / (!exitcond_flatten5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str455, [1 x i8]* @p_str456, [1 x i8]* @p_str457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str458, [1 x i8]* @p_str459)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next5, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_65 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten5 = icmp eq i24 %indvar_flatten5, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten5' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next5 = add i24 1, %indvar_flatten5"   --->   Operation 26 'add' 'indvar_flatten_next5' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten5, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_65" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_65_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_66_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_291 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_291' <Predicate = (!exitcond_flatten5)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_66_mid = and i1 %tmp_291, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_66_mid' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_274 = or i1 %tmp_66_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_274' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_274, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_339 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_339' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_339, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_65_mid1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_65_mid2 = select i1 %tmp_66_mid, i12 %tmp_65_mid1, i12 %tmp_65_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_65_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_66_mid, i5 %tmp_339, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_66_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten5)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_68 = add i12 %sf_cast1, %tmp_65_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_68' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_82 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_82' <Predicate = (!exitcond_flatten5)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten5)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten5)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_69 = zext i12 %tmp_68 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_69' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_4 = getelementptr [4096 x i6]* @weights6_m_weights_V, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights6_m_weights_V_4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_5 = load i6* %weights6_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights6_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_6 = getelementptr [4096 x i7]* @weights6_m_weights_V_1, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights6_m_weights_V_6' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_7 = load i7* %weights6_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights6_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_8 = getelementptr [4096 x i7]* @weights6_m_weights_V_2, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights6_m_weights_V_8' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_9 = load i7* %weights6_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights6_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights6_m_weights_V_10 = getelementptr [4096 x i7]* @weights6_m_weights_V_3, i64 0, i64 %tmp_69" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights6_m_weights_V_10' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights6_m_weights_V_11 = load i7* %weights6_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights6_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten5)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_5 = load i6* %weights6_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights6_m_weights_V_5' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast4 = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast4_cast = sext i8 %tmp_V to i14" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast4_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i6 %weights6_m_weights_V_5 to i14" [S2/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i14 %p_0132_cast_cast, %p_08_cast4_cast" [S2/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 13)" [S2/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_340' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_s, i32 7, i32 13)" [S2/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_s, i32 6)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_341' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_342 = trunc i14 %p_Val2_s to i1" [S2/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_342' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_71 = or i1 %tmp_342, %tmp_340" [S2/conv1d.h:823]   --->   Operation 69 'or' 'tmp_71' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_72 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_72' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_74)   --->   "%tmp_73 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_72, i1 %tmp_71)" [S2/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_73' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_74 = icmp ne i6 %tmp_73, 0" [S2/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_74' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_7 = load i7* %weights6_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 73 'load' 'weights6_m_weights_V_7' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights6_m_weights_V_7 to i15" [S2/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S2/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_343' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 77 'partselect' 'tmp_90' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_344' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_345 = trunc i15 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_345' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_77 = or i1 %tmp_345, %tmp_343" [S2/conv1d.h:823]   --->   Operation 80 'or' 'tmp_77' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_78' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_79 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_78, i1 %tmp_77)" [S2/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_79, 0" [S2/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_9 = load i7* %weights6_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 84 'load' 'weights6_m_weights_V_9' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights6_m_weights_V_9 to i15" [S2/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_346' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_91' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_347' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_348 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_348' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_81 = or i1 %tmp_348, %tmp_346" [S2/conv1d.h:823]   --->   Operation 91 'or' 'tmp_81' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_83 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_83' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_83, i1 %tmp_81)" [S2/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_84' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_84, 0" [S2/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights6_m_weights_V_11 = load i7* %weights6_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 95 'load' 'weights6_m_weights_V_11' <Predicate = (!exitcond_flatten5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights6_m_weights_V_11 to i15" [S2/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast4" [S2/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten5)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_349' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_92' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_350' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_351 = trunc i15 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_351' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_86 = or i1 %tmp_351, %tmp_349" [S2/conv1d.h:823]   --->   Operation 102 'or' 'tmp_86' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_87' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_88 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_87, i1 %tmp_86)" [S2/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_88' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_88, 0" [S2/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten5)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [S2/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_89 = sext i7 %tmp_s to i8" [S2/conv1d.h:823]   --->   Operation 110 'sext' 'tmp_89' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_74, %tmp_341" [S2/conv1d.h:823]   --->   Operation 111 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_75 = zext i1 %qb_assign_1 to i8" [S2/conv1d.h:823]   --->   Operation 112 'zext' 'tmp_75' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_75, %macRegisters_0_V_3_s" [S2/conv1d.h:836]   --->   Operation 113 'add' 'tmp1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_89, %tmp1" [S2/conv1d.h:836]   --->   Operation 114 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_344" [S2/conv1d.h:823]   --->   Operation 115 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S2/conv1d.h:823]   --->   Operation 116 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_3_s" [S2/conv1d.h:836]   --->   Operation 117 'add' 'tmp2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_90, %tmp2" [S2/conv1d.h:836]   --->   Operation 118 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_347" [S2/conv1d.h:823]   --->   Operation 119 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S2/conv1d.h:823]   --->   Operation 120 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_3_s" [S2/conv1d.h:836]   --->   Operation 121 'add' 'tmp3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_91, %tmp3" [S2/conv1d.h:836]   --->   Operation 122 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_350" [S2/conv1d.h:823]   --->   Operation 123 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S2/conv1d.h:823]   --->   Operation 124 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_3_s" [S2/conv1d.h:836]   --->   Operation 125 'add' 'tmp4' <Predicate = (!exitcond_flatten5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_92, %tmp4" [S2/conv1d.h:836]   --->   Operation 126 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten5)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [S2/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [S2/conv1d.h:844]   --->   Operation 130 'store' <Predicate = (!tmp_82)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 131 'br' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_93 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 -2, i8 0, i8 0, i8 1, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_93' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_7 = add i8 %macRegisters_0_V, %tmp_93" [S2/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_7' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_94 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 1, i8 -2, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -2, i8 0, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_94' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_94" [S2/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_20_1' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_95' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_95" [S2/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_20_2' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_96 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 -2, i8 0, i8 -1, i8 1, i8 -1, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 -1, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 138 'mux' 'tmp_96' <Predicate = (tmp_82)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_96" [S2/conv1d.h:859]   --->   Operation 139 'add' 'p_Val2_20_3' <Predicate = (tmp_82)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 140 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 141 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 142 'store' <Predicate = (tmp_82)> <Delay = 1.30>
ST_5 : Operation 143 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 143 'store' <Predicate = (tmp_82)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 145 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str50) nounwind" [S2/conv1d.h:793]   --->   Operation 146 'specloopname' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str50)" [S2/conv1d.h:793]   --->   Operation 147 'specregionbegin' 'tmp_67' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_V_83 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_7)" [S2/conv1d.h:870]   --->   Operation 149 'bitconcatenate' 'tmp_V_83' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_83)" [S2/conv1d.h:876]   --->   Operation 150 'write' <Predicate = (tmp_82)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 151 'br' <Predicate = (tmp_82)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str50, i32 %tmp_67)" [S2/conv1d.h:878]   --->   Operation 152 'specregionend' 'empty' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 153 'br' <Predicate = (!exitcond_flatten5)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('macRegisters[0].V') [7]  (0 ns)
	'store' operation of constant 0 on local variable 'macRegisters[0].V' [16]  (1.3 ns)

 <State 2>: 6.06ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [20]  (0 ns)
	'icmp' operation ('exitcond_flatten') [34]  (1.77 ns)
	'select' operation ('nm_mid', S2/conv1d.h:793) [35]  (0.972 ns)
	'add' operation ('nm', S2/conv1d.h:792) [41]  (1.61 ns)
	'select' operation ('tmp_65_mid2', S2/conv1d.h:817) [47]  (0 ns)
	'add' operation ('tmp_68', S2/conv1d.h:817) [55]  (1.71 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('weights6_m_weights_V_4', S2/conv1d.h:817) [57]  (0 ns)
	'load' operation ('weights6_m_weights_V_5', S2/conv1d.h:817) on array 'weights6_m_weights_V' [58]  (2.77 ns)

 <State 4>: 8.2ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (S2/conv1d.h:796) [54]  (3.4 ns)
	'mul' operation ('p_Val2_1', S2/conv1d.h:823) [79]  (3.61 ns)
	'or' operation ('tmp_77', S2/conv1d.h:823) [84]  (0 ns)
	'icmp' operation ('tmp_203_1', S2/conv1d.h:823) [87]  (1.19 ns)

 <State 5>: 6.22ns
The critical path consists of the following:
	'and' operation ('qb_assign_1', S2/conv1d.h:823) [72]  (0.8 ns)
	'add' operation ('tmp1', S2/conv1d.h:836) [74]  (0 ns)
	'add' operation ('macRegisters[0].V', S2/conv1d.h:836) [75]  (2.97 ns)
	'add' operation ('p_Val2_7', S2/conv1d.h:859) [134]  (2.45 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (S2/conv1d.h:876) [142]  (3.4 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
