<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: mcu/apollo330P/hal/mcu/am_hal_uart_stream.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;SDK 5.2.alpha.1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4cee3ed2fe28b98d73407141cfd215dc.html">mcu</a></li><li class="navelem"><a class="el" href="dir_ab9303808a2de9e415bb25532d7196a5.html">apollo330P</a></li><li class="navelem"><a class="el" href="dir_e3fb09ae9dd4e58182a9171f84511fc5.html">hal</a></li><li class="navelem"><a class="el" href="dir_7613fc858cfaa91abde4d268f5f43825.html">mcu</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">am_hal_uart_stream.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>UART streaming mode Hardware abstraction.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART streaming mode Hardware abstraction. </p>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="am__mcu__apollo_8h_source.html">am_mcu_apollo.h</a>&quot;</code><br />
</div>
<p><a href="am__hal__uart__stream_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__config__out__t.html">am_hal_uart_config_out_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__dma__tx__qe.html">uart_dma_tx_qe</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__dma__rx__qe.html">uart_dma_rx_qe</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__callback__data__t.html">am_hal_uart_stream_callback_data_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">define argument returned via callback  <a href="structam__hal__uart__stream__callback__data__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__stream__queue__t.html">am_hal_stream_queue_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__tx__params__t.html">am_hal_uart_stream_tx_params_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__buff__t.html">am_hal_uart_stream_buff_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">simple struct that associates buffer pointer with buff size.  <a href="structam__hal__uart__stream__buff__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__rx__config__t.html">am_hal_uart_stream_rx_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__rx__params__t.html">am_hal_uart_stream_rx_params_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__dma__config__t.html">am_hal_uart_dma_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__tx__config__t.html">am_hal_uart_stream_tx_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structam__hal__uart__stream__data__config__t.html">am_hal_uart_stream_data_config_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacb109435719b6d3e90b788eb61a72924" id="r_gacb109435719b6d3e90b788eb61a72924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gacb109435719b6d3e90b788eb61a72924">UARTn</a>(n)&#160;&#160;&#160;((UART0_Type*)(UART0_BASE + (n * (UART1_BASE - UART0_BASE))))</td></tr>
<tr class="memdesc:gacb109435719b6d3e90b788eb61a72924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global definitions.  <br /></td></tr>
<tr class="separator:gacb109435719b6d3e90b788eb61a72924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe29fabf80a1fe0ef59948ea7577d57" id="r_ga1fe29fabf80a1fe0ef59948ea7577d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga1fe29fabf80a1fe0ef59948ea7577d57">AM_HAL_DMA_TX_QUEUE_MAX_ENTRIES</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga1fe29fabf80a1fe0ef59948ea7577d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">this value shouldn't be changed  <br /></td></tr>
<tr class="separator:ga1fe29fabf80a1fe0ef59948ea7577d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81276c50a6734d25df526b691553a05" id="r_gaa81276c50a6734d25df526b691553a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gaa81276c50a6734d25df526b691553a05">AM_HAL_DMA_RX_QUEUE_MAX_ENTRIES</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa81276c50a6734d25df526b691553a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">this value shouldn't be changed  <br /></td></tr>
<tr class="separator:gaa81276c50a6734d25df526b691553a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabc59148d01873ccb7e71dc66609bf08f" id="r_gabc59148d01873ccb7e71dc66609bf08f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structuart__dma__tx__qe.html">uart_dma_tx_qe</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gabc59148d01873ccb7e71dc66609bf08f">am_hal_uart_stream_dma_tx_descriptor_entry_t</a></td></tr>
<tr class="separator:gabc59148d01873ccb7e71dc66609bf08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15174408fc3e1aa08196a6b2659a6247" id="r_ga15174408fc3e1aa08196a6b2659a6247"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structuart__dma__rx__qe.html">uart_dma_rx_qe</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga15174408fc3e1aa08196a6b2659a6247">am_hal_uart_stream_dma_rx_descriptor_entry_t</a></td></tr>
<tr class="separator:ga15174408fc3e1aa08196a6b2659a6247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e366141b6ececfb1514b8fac9869f4" id="r_gac9e366141b6ececfb1514b8fac9869f4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gac9e366141b6ececfb1514b8fac9869f4">am_hal_uart_stream_cb_t</a>) (<a class="el" href="structam__hal__uart__stream__callback__data__t.html">am_hal_uart_stream_callback_data_t</a> *psCBData)</td></tr>
<tr class="memdesc:gac9e366141b6ececfb1514b8fac9869f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">define the callback form  <br /></td></tr>
<tr class="separator:gac9e366141b6ececfb1514b8fac9869f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gafdde150b956b679be29f6f1825e6ed75" id="r_gafdde150b956b679be29f6f1825e6ed75"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gafdde150b956b679be29f6f1825e6ed75">am_hal_uart_streaming_dma_mode_e</a> { <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggafdde150b956b679be29f6f1825e6ed75ab60c435df813b71549d85ec201cc4778">AM_HAL_UART_DMA_NONE</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggafdde150b956b679be29f6f1825e6ed75a3bacbfffb1de6bebf645c985df5851fb">AM_HAL_UART_DMA_TX_DOUBLE_BUFFER</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggafdde150b956b679be29f6f1825e6ed75abb471f1e0281f1e991bcdfc09ac07b24">AM_HAL_UART_DMA_TX_SINGLE_BUFFER</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggafdde150b956b679be29f6f1825e6ed75adeca79a10010b78eb8c1d0b9e0587d44">AM_HAL_UART_DMA_RX_SINGLE</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggafdde150b956b679be29f6f1825e6ed75ab5cf50bad60c776c39f557ad8fc1fa10">AM_HAL_UART_DMA_RX_DOUBLE</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggafdde150b956b679be29f6f1825e6ed75ac0cc8c54dd28c5ad5ee05cb480392d54">AM_HAL_UART_DMA_MODE_ENTRIES</a>
<br />
 }</td></tr>
<tr class="separator:gafdde150b956b679be29f6f1825e6ed75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bb6d1233ffdaceb128f84da56aaa6b" id="r_gaa3bb6d1233ffdaceb128f84da56aaa6b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gaa3bb6d1233ffdaceb128f84da56aaa6b">am_hal_uart_stream_status_t</a> { <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba088931a6887bdc3e168eb6d66bd1408a">AM_HAL_UART_STREAM_STATUS_SUCCESS</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6bac655ac60a7ece12c03bb1cd347aba779">AM_HAL_UART_STREAM_STATUS_RX_QUEUE_FULL</a> = 0x0001
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6bad0f69ce5fbaba108173abfa883514c0a">AM_HAL_UART_STREAM_STATUS_RX_DATA_AVAIL</a> = 0x0002
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba1252b7944ddbe915c4561ed5720f4251">AM_HAL_UART_STREAM_STATUS_TX_QUEUE_FULL</a> = 0x0004
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6baba9bb7bf8d1dcffcc602eb421caea784">AM_HAL_UART_STREAM_STATUS_TX_COMPLETE</a> = 0x0008
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba79b9c3c64ea9d738130eb250c61edf0b">AM_HAL_UART_STREAM_STATUS_TX_BUSY</a> = 0x0010
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba402171b8bb0e1f37b7d30d6be9853480">AM_HAL_UART_STREAM_STATUS_TX_DMA_BUSY</a> = 0x0020
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba771b02be10474169f61a66d8d99778e2">AM_HAL_UART_STREAM_STATUS_TX_DMA_COMPLETE</a> = 0x0020
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6bafeb8983332c037cf50619bfaf67264d4">AM_HAL_UART_STREAM_STATUS_DMA_ERROR</a> = 0x0040
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba80c20a3c1dc4fc0760e08e1e6f1c54d2">AM_HAL_UART_STREAM_STATUS_INTERNAL_DMA_ERROR</a> = 0x0080
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba3c1d40e2affcde73d5d905ef76adf13a">AM_HAL_UART_STREAM_STATUS_FRM_ERROR</a> = UART0_DR_FEDATA_Msk
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba510386f565e2705bab0124d9c676de4b">AM_HAL_UART_STREAM_STATUS_PRTY_ERROR</a> = UART0_DR_PEDATA_Msk
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba457869c93b5b5ed26fb2b4678909d7c8">AM_HAL_UART_STREAM_STATUS_BRK_ERROR</a> = UART0_DR_BEDATA_Msk
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba1f2681f96bdef29189b7e14b4bdfe989">AM_HAL_UART_STREAM_STATUS_OVRN_ERROR</a> = UART0_DR_OEDATA_Msk
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba8627c04dd8e06083fe3744a209010f19">AM_HAL_UART_STREAM_STATUS_INTRNL_MSK</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba76e9477b6209cccd660b05d0e8c01946">AM_HAL_UART_RX_DMA_ERROR</a> = 0x01000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba39e54b0325ff388a3a29595e1627d6fa">AM_HAL_UART_RX_DMA_COMPLETE</a> = 0x02000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba83405c07b03d4cb9c0a35ac57b8214f1">AM_HAL_UART_RX_DMA_BUSY</a> = 0x04000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6badd4e2d72a158ae813a653089d5e15f17">AM_HAL_UART_RX_DMA_TIMEOUT</a> = 0x08000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba39d1d198065824a7c091e93de0392193">AM_HAL_UART_RX_DMA_OVERFLOW</a> = 0x10000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba7cc3c850084bc9ea8d8523720803d905">AM_HAL_UART_STREAM_DMA_CFG_ERROR</a> = 0x20000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6badbca5361ac452a9a23261d503d69f0aa">AM_HAL_UART_STREAM_STATUS_BUSY_WAIT_CMPL</a> = 0x40000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6ba7508ed0a5a9046448e9417aeaff4f825">AM_HAL_UART_INVALID_HANDLE</a> = 0x80000
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaa3bb6d1233ffdaceb128f84da56aaa6bac8c01127644f14f10564e26638a9ce00">AM_HAL_UART_STREAM_STATUS_x32</a> = 0x7F000000
<br />
 }</td></tr>
<tr class="separator:gaa3bb6d1233ffdaceb128f84da56aaa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1202c12b369284ea95dc37bcfa86bd" id="r_ga3f1202c12b369284ea95dc37bcfa86bd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga3f1202c12b369284ea95dc37bcfa86bd">am_hal_uart_stream_tx_complete_options_t</a> { <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#gga3f1202c12b369284ea95dc37bcfa86bda9325955d7ae92a81a2d73e939c281433">eAM_HAL_TX_COMPL_NO_NOTIFICATION</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#gga3f1202c12b369284ea95dc37bcfa86bda13c1c6e4639e92d913b8c2ef0c4f1305">eAM_HAL_TX_COMPL_DMA_COMPLETE</a> = 0x01
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#gga3f1202c12b369284ea95dc37bcfa86bdaddbbfdf5ed478035614c9fdc492314eb">eAM_HAL_TX_COMPL_TX_COMPLETE</a> = 0x02
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#gga3f1202c12b369284ea95dc37bcfa86bda33b31ce2f5e1f96724cf31b3be9a9142">eAM_HAL_TX_COMPL_BUSY_WAIT_COMPLETE</a> = 0x04
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#gga3f1202c12b369284ea95dc37bcfa86bda8379e5a4c98fcdea21191e9260d2eaa5">eAM_HAL_TX_COMPL_x32</a> = 0x80000000
<br />
 }</td></tr>
<tr class="separator:ga3f1202c12b369284ea95dc37bcfa86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef43e2027ea213592dad7ebb6d0c3c55" id="r_gaef43e2027ea213592dad7ebb6d0c3c55"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gaef43e2027ea213592dad7ebb6d0c3c55">am_hal_uart_stream_active_queue</a> { <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaef43e2027ea213592dad7ebb6d0c3c55a97f659a77c5a33c45963d1fa12620aec">eAM_HAL_UART_NO_ACTIVE_DMA</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaef43e2027ea213592dad7ebb6d0c3c55a6bd481d437daa81d2423827aeea2d5cd">eAM_HAL_UART_TX_ACTIVE_DMA</a>
, <br />
&#160;&#160;<a class="el" href="group__uart__stream__ap510L.html#ggaef43e2027ea213592dad7ebb6d0c3c55afe5c5771b8f3b9ed5393c2791b4ee0d4">eAM_HAL_UART_RX_ACTIVE_DMA</a>
<br />
 }</td></tr>
<tr class="memdesc:gaef43e2027ea213592dad7ebb6d0c3c55"><td class="mdescLeft">&#160;</td><td class="mdescRight">enum specifying active dma mode  <a href="group__uart__stream__ap510L.html#gaef43e2027ea213592dad7ebb6d0c3c55">More...</a><br /></td></tr>
<tr class="separator:gaef43e2027ea213592dad7ebb6d0c3c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga72aff9b58270a1cac163240c0af19a38" id="r_ga72aff9b58270a1cac163240c0af19a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__stream__ap510L.html#gaa3bb6d1233ffdaceb128f84da56aaa6b">am_hal_uart_stream_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga72aff9b58270a1cac163240c0af19a38">am_hal_uart_interrupt_stream_service</a> (void *pUartHandle)</td></tr>
<tr class="memdesc:ga72aff9b58270a1cac163240c0af19a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manage UART ISR used when using uart streaming api This is a nonblocking, non-signaling (streaming) uart driver, it saves incoming rx data in the rx queue, and transmits tx data from the queue via fifo with interrupts or DMA.  <br /></td></tr>
<tr class="separator:ga72aff9b58270a1cac163240c0af19a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded29329a03f47187fe3a9d341251a75" id="r_gaded29329a03f47187fe3a9d341251a75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gaded29329a03f47187fe3a9d341251a75">am_hal_stream_uart_append_tx</a> (void *pUartHandle, uint8_t *pui8Buff, uint32_t ui32NumBytes)</td></tr>
<tr class="memdesc:gaded29329a03f47187fe3a9d341251a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Choose the correct function based on DMA mode for tx append.  <br /></td></tr>
<tr class="separator:gaded29329a03f47187fe3a9d341251a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222dfdef0bf18800421ac212ebe50f84" id="r_ga222dfdef0bf18800421ac212ebe50f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga222dfdef0bf18800421ac212ebe50f84">am_hal_uart_append_tx_fifo</a> (void *pUartHandle, uint8_t *pui8Buff, uint32_t ui32NumBytes)</td></tr>
<tr class="memdesc:ga222dfdef0bf18800421ac212ebe50f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Append data into the uart tx output queue using Tx FIFO not DMA.  <br /></td></tr>
<tr class="separator:ga222dfdef0bf18800421ac212ebe50f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea4b8aadff810c7f42ee2e5fa933b13" id="r_ga3ea4b8aadff810c7f42ee2e5fa933b13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga3ea4b8aadff810c7f42ee2e5fa933b13">am_hal_uart_append_tx_double</a> (void *pUartHandle, uint8_t *pui8Buff, uint32_t ui32NumBytes)</td></tr>
<tr class="memdesc:ga3ea4b8aadff810c7f42ee2e5fa933b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">queue data to transmit via UART DMA  <br /></td></tr>
<tr class="separator:ga3ea4b8aadff810c7f42ee2e5fa933b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bf427d7ab99e31345ca76782ddc2ba" id="r_ga67bf427d7ab99e31345ca76782ddc2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga67bf427d7ab99e31345ca76782ddc2ba">am_hal_uart_append_tx_single</a> (void *pUartHandle, uint8_t *pui8Buff, uint32_t ui32NumBytes)</td></tr>
<tr class="memdesc:ga67bf427d7ab99e31345ca76782ddc2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">queue data to transmit via UART DMA  <br /></td></tr>
<tr class="separator:ga67bf427d7ab99e31345ca76782ddc2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bc9b43502b09012ab2e446bd5320d0" id="r_gad5bc9b43502b09012ab2e446bd5320d0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gad5bc9b43502b09012ab2e446bd5320d0">am_hal_uart_stream_get_num_rx_bytes_in_buffer</a> (void *pUartHandle, bool bUnloadRxFifo)</td></tr>
<tr class="memdesc:gad5bc9b43502b09012ab2e446bd5320d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">get number of bytes in rx buffer  <br /></td></tr>
<tr class="separator:gad5bc9b43502b09012ab2e446bd5320d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e7f4c4ac53f4de4208228647d0440a" id="r_ga52e7f4c4ac53f4de4208228647d0440a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga52e7f4c4ac53f4de4208228647d0440a">am_hal_uart_stream_get_rx_data</a> (void *pUartHandle, uint8_t *pui8DestBuff, uint32_t ui32MaxBytesToRead, bool bUnloadRxFifo)</td></tr>
<tr class="memdesc:ga52e7f4c4ac53f4de4208228647d0440a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Rx Data from Streaming buffered data This function will unload data from the queue and load the data into a user supplied buffer.  <br /></td></tr>
<tr class="separator:ga52e7f4c4ac53f4de4208228647d0440a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1756b95713c4a9d9cab56967ae8be1d" id="r_gac1756b95713c4a9d9cab56967ae8be1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gac1756b95713c4a9d9cab56967ae8be1d">am_hal_uart_stream_configure_tx</a> (void *pUartHandle, const <a class="el" href="structam__hal__uart__stream__tx__config__t.html">am_hal_uart_stream_tx_config_t</a> *ptxConfig)</td></tr>
<tr class="memdesc:gac1756b95713c4a9d9cab56967ae8be1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">configure the streaming driver for TX operation  <br /></td></tr>
<tr class="separator:gac1756b95713c4a9d9cab56967ae8be1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99fa8993af9bcbe5770e37f60c1244c" id="r_gab99fa8993af9bcbe5770e37f60c1244c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gab99fa8993af9bcbe5770e37f60c1244c">am_hal_uart_stream_configure_rx</a> (void *pUartHandle, const <a class="el" href="structam__hal__uart__stream__rx__config__t.html">am_hal_uart_stream_rx_config_t</a> *pRxConfig)</td></tr>
<tr class="memdesc:gab99fa8993af9bcbe5770e37f60c1244c"><td class="mdescLeft">&#160;</td><td class="mdescRight">configure the streaming driver for RX operation  <br /></td></tr>
<tr class="separator:gab99fa8993af9bcbe5770e37f60c1244c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3c996ed3ea29156b45573d2d060708" id="r_ga4a3c996ed3ea29156b45573d2d060708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga4a3c996ed3ea29156b45573d2d060708">am_hal_uart_stream_enable_rxDma</a> (void *pUartHandle, bool bEnableRxDMA, bool bClearFifo)</td></tr>
<tr class="memdesc:ga4a3c996ed3ea29156b45573d2d060708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables RX DMA streaming for a specified UART module.  <br /></td></tr>
<tr class="separator:ga4a3c996ed3ea29156b45573d2d060708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551d1d01b57c016d580cd22c4bba3975" id="r_ga551d1d01b57c016d580cd22c4bba3975"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga551d1d01b57c016d580cd22c4bba3975">am_hal_uart_stream_initialize</a> (uint32_t ui32Module, void **ppUartHandle)</td></tr>
<tr class="memdesc:ga551d1d01b57c016d580cd22c4bba3975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle init function.  <br /></td></tr>
<tr class="separator:ga551d1d01b57c016d580cd22c4bba3975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798e923f02366c51e3a82b085136d87" id="r_ga4798e923f02366c51e3a82b085136d87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__uart__ap510L.html#gaac62f3484c6a96a747a419c6264532cf">am_hal_uart_errors_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga4798e923f02366c51e3a82b085136d87">am_hal_uart_stream_data_configure</a> (void *pUartHandle, const <a class="el" href="structam__hal__uart__stream__data__config__t.html">am_hal_uart_stream_data_config_t</a> *psDataCfg)</td></tr>
<tr class="memdesc:ga4798e923f02366c51e3a82b085136d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures UART streaming data settings for a specified module.  <br /></td></tr>
<tr class="separator:ga4798e923f02366c51e3a82b085136d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e83cf301fcec920a99255babc05a8f" id="r_gae5e83cf301fcec920a99255babc05a8f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#gae5e83cf301fcec920a99255babc05a8f">am_hal_uart_stream_configure</a> (void *pUartHandle, const <a class="el" href="structam__hal__uart__config__t.html">am_hal_uart_config_t</a> *psConfig)</td></tr>
<tr class="memdesc:gae5e83cf301fcec920a99255babc05a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the low level (basic) uart settings.  <br /></td></tr>
<tr class="separator:gae5e83cf301fcec920a99255babc05a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e40a038c5e15b5f7ed4f851e0bb740" id="r_ga56e40a038c5e15b5f7ed4f851e0bb740"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga56e40a038c5e15b5f7ed4f851e0bb740">am_hal_uart_stream_power_control</a> (void *pUartHandle, <a class="el" href="group__sysctrl4__ap510L.html#ga3ce0ebbb648744a50f1638b36d6eb498">am_hal_sysctrl_power_state_e</a> ePowerState, bool bRetainState)</td></tr>
<tr class="memdesc:ga56e40a038c5e15b5f7ed4f851e0bb740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the power settings.  <br /></td></tr>
<tr class="separator:ga56e40a038c5e15b5f7ed4f851e0bb740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7261e226c588745dbbff8053453d03ea" id="r_ga7261e226c588745dbbff8053453d03ea"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__stream__ap510L.html#ga7261e226c588745dbbff8053453d03ea">am_hal_uart_stream_interrupt_clr_set</a> (void *pUartHandle, uint32_t ui32Clear, uint32_t ui32Set)</td></tr>
<tr class="memdesc:ga7261e226c588745dbbff8053453d03ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set and clear interrupt enable bits for the specified uart.  <br /></td></tr>
<tr class="separator:ga7261e226c588745dbbff8053453d03ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Thu Oct 30 2025 19:27:24 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2025&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
