# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: O_SERDES_CLK
desc: Output Serializer Clock
category: periphery

ports:
   CLK_EN:
     dir: input
     desc: Gates output OUTPUT_CLK
   OUTPUT_CLK:
     dir: output
     desc: Clock output (Connect to output port, buffer or O_DELAY)
     type: reg
     default: 1'b0
   PLL_LOCK:
     dir: input
     desc: PLL lock input
   PLL_CLK:
     dir: input
     desc: PLL clock input

# set as Verilog parameter in netlist    
parameters:
    DATA_RATE:
      desc: Single or double data rate (SDR/DDR)
      default: SDR
      values:
         - SDR
         - DDR
    CLOCK_PHASE:
      desc: Clock phase (0,90,180,270)
      type: integer
      default: 0
      values:
        - 0
        - 90
        - 180
        - 270

control_signal_map:
   CLK_EN: f2g_tx_clk_en
   OUTPUT_CLK: g2i_tx_clk