<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>conv_1</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>conv_1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>40.00</TargetClockPeriod>
<ClockUncertainty>5.00</ClockUncertainty>
<EstimatedClockPeriod>36.280</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>476581</Best-caseLatency>
<Average-caseLatency>476581</Average-caseLatency>
<Worst-caseLatency>476581</Worst-caseLatency>
<PipelineInitiationInterval>476582</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Row_Loop_Col_Loop>
<Name>Row_Loop_Col_Loop</Name>
<TripCount>676</TripCount>
<Latency>476580</Latency>
<IterationLatency>705</IterationLatency>
<PipelineDepth>705</PipelineDepth>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
<W_Row_Loop>
<Name>W_Row_Loop</Name>
<TripCount>3</TripCount>
<Latency>19</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
</W_Row_Loop>
</Row_Loop_Col_Loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>6</DSP48E>
<FF>2734</FF>
<LUT>11822</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_input_address0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_ce0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_q0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_address1</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_ce1</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_q1</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_address0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_ce0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_we0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_d0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
