# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do wys_1780_chap_6_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1 {E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1" E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v 
# -- Compiling module wys_1780_chap_6_1
# 
# Top level modules:
# 	wys_1780_chap_6_1
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1 {E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1" E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_2.v 
# -- Compiling module wys_1780_chap_6_2
# 
# Top level modules:
# 	wys_1780_chap_6_2
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1 {E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1" E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_3.v 
# -- Compiling module wys_1780_chap_6_3
# 
# Top level modules:
# 	wys_1780_chap_6_3
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1 {E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1" E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_4.v 
# -- Compiling module wys_1780_chap_6_4
# 
# Top level modules:
# 	wys_1780_chap_6_4
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1 {E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1" E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_5.v 
# -- Compiling module wys_1780_chap_6_5
# 
# Top level modules:
# 	wys_1780_chap_6_5
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1 {E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_6.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1" E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_6.v 
# -- Compiling module wys_1780_chap_6_6
# 
# Top level modules:
# 	wys_1780_chap_6_6
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/wys_1780_chap_6_1/simulation/modelsim {E:/Quartusexperiment/wys_1780_chap_6_1/simulation/modelsim/wys_1780_chap_6_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on May 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/wys_1780_chap_6_1/simulation/modelsim" E:/Quartusexperiment/wys_1780_chap_6_1/simulation/modelsim/wys_1780_chap_6_1.vt 
# -- Compiling module wys_1780_chap_6_1_vlg_tst
# 
# Top level modules:
# 	wys_1780_chap_6_1_vlg_tst
# End time: 12:11:30 on May 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  wys_1780_chap_6_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" wys_1780_chap_6_1_vlg_tst 
# Start time: 12:11:30 on May 09,2024
# Loading work.wys_1780_chap_6_1_vlg_tst
# Loading work.wys_1780_chap_6_1
# ** Error: (vsim-3037) E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v(8): Missing instance name in instantiation of 'wys_1780_chap_6_2'.
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_chap_6_1_vlg_tst/i1 File: E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v
# ** Error: (vsim-3037) E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v(9): Missing instance name in instantiation of 'wys_1780_chap_6_3'.
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_chap_6_1_vlg_tst/i1 File: E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v
# ** Error: (vsim-3037) E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v(10): Missing instance name in instantiation of 'wys_1780_chap_6_4'.
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_chap_6_1_vlg_tst/i1 File: E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v
# ** Error: (vsim-3037) E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v(11): Missing instance name in instantiation of 'wys_1780_chap_6_5'.
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_chap_6_1_vlg_tst/i1 File: E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v
# ** Error: (vsim-3037) E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v(12): Missing instance name in instantiation of 'wys_1780_chap_6_6'.
#    Time: 0 ps  Iteration: 0  Instance: /wys_1780_chap_6_1_vlg_tst/i1 File: E:/Quartusexperiment/wys_1780_chap_6_1/wys_1780_chap_6_1.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./wys_1780_chap_6_1_run_msim_rtl_verilog.do PAUSED at line 17
# End time: 12:19:32 on May 09,2024, Elapsed time: 0:08:02
# Errors: 5, Warnings: 0
