{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617316249956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617316249957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 17:30:49 2021 " "Processing started: Thu Apr 01 17:30:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617316249957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617316249957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617316249957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1617316250289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/output_ports/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/output_ports/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ports-OUTPorts " "Found design unit 1: output_ports-OUTPorts" {  } { { "../Output_Ports/output_ports.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Output_Ports/output_ports.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250666 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_ports " "Found entity 1: output_ports" {  } { { "../Output_Ports/output_ports.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Output_Ports/output_ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_arch " "Found design unit 1: rw_96x8_sync-rw_arch" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250669 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_arch " "Found design unit 1: rom_128x8_sync-rom_arch" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250672 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/rom_128x8_sync/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALU_ARCH " "Found design unit 1: alu-ALU_ARCH" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-DPath " "Found design unit 1: data_path-DPath" {  } { { "../Data_Path/data_path.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Data_Path/data_path.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250678 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../Data_Path/data_path.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Data_Path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-CU_Arch " "Found design unit 1: control_unit-CU_Arch" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250682 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_Arch " "Found design unit 1: cpu-cpu_Arch" {  } { { "../CPU/cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250685 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU/cpu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto_1/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto_1/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memo " "Found design unit 1: memory-memo" {  } { { "../memory/memory.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250688 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-compuARch " "Found design unit 1: computer-compuARch" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250691 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617316250691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617316250691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617316250727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:U1\"" {  } { { "computer.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:U1\|control_unit:U1 " "Elaborating entity \"control_unit\" for hierarchy \"cpu:U1\|control_unit:U1\"" {  } { { "../CPU/cpu.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250732 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDA_IMM control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"LDA_IMM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316250733 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDA_DIR control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"LDA_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316250733 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STA_DIR control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"STA_DIR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADD_AB control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"ADD_AB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BRA control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"BRA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BEQ control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"BEQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDA_IMM control_unit.vhd(51) " "VHDL Process Statement warning at control_unit.vhd(51): signal \"LDA_IMM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDA_DIR control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): signal \"LDA_DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STA_DIR control_unit.vhd(55) " "VHDL Process Statement warning at control_unit.vhd(55): signal \"STA_DIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_AB control_unit.vhd(57) " "VHDL Process Statement warning at control_unit.vhd(57): signal \"ADD_AB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BRA control_unit.vhd(59) " "VHDL Process Statement warning at control_unit.vhd(59): signal \"BRA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BEQ control_unit.vhd(61) " "VHDL Process Statement warning at control_unit.vhd(61): signal \"BEQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BEQ control_unit.vhd(63) " "VHDL Process Statement warning at control_unit.vhd(63): signal \"BEQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(41) " "VHDL Process Statement warning at control_unit.vhd(41): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250734 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(72) " "VHDL Process Statement warning at control_unit.vhd(72): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(72) " "Inferred latch for \"writen\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(72) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(72) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(72) " "Inferred latch for \"B_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(72) " "Inferred latch for \"A_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(72) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250735 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(72) " "Inferred latch for \"PC_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(72) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(72) " "Inferred latch for \"IR_Load\" at control_unit.vhd(72)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STB_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_8 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_8\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250736 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDB_IMM_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(41) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(41) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(41) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(41)" {  } { { "../Control_Unit/control_unit.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Control_Unit/control_unit.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250737 "|computer|cpu:U1|control_unit:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path cpu:U1\|data_path:U2 " "Elaborating entity \"data_path\" for hierarchy \"cpu:U1\|data_path:U2\"" {  } { { "../CPU/cpu.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto_1/CPU/cpu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:U1\|data_path:U2\|alu:U1 " "Elaborating entity \"alu\" for hierarchy \"cpu:U1\|data_path:U2\|alu:U1\"" {  } { { "../Data_Path/data_path.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Data_Path/data_path.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250741 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(14) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(14) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(14) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(14) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(14) " "Inferred latch for \"Result\[0\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(14) " "Inferred latch for \"Result\[1\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(14) " "Inferred latch for \"Result\[2\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(14) " "Inferred latch for \"Result\[3\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(14) " "Inferred latch for \"Result\[4\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(14) " "Inferred latch for \"Result\[5\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(14) " "Inferred latch for \"Result\[6\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(14) " "Inferred latch for \"Result\[7\]\" at alu.vhd(14)" {  } { { "../ALU/alu.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/ALU/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617316250742 "|computer|cpu:U1|data_path:U2|alu:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U2 " "Elaborating entity \"memory\" for hierarchy \"memory:U2\"" {  } { { "computer.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U2\|rom_128x8_sync:U1 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U2\|rom_128x8_sync:U1\"" {  } { { "../memory/memory.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U2\|rw_96x8_sync:U2 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U2\|rw_96x8_sync:U2\"" {  } { { "../memory/memory.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ports memory:U2\|output_ports:U3 " "Elaborating entity \"output_ports\" for hierarchy \"memory:U2\|output_ports:U3\"" {  } { { "../memory/memory.vhd" "U3" { Text "C:/altera/13.1/Digitales2/Proyecto_1/memory/memory.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617316250773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[0\] GND " "Pin \"port_out_00\[0\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[1\] GND " "Pin \"port_out_00\[1\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[2\] GND " "Pin \"port_out_00\[2\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[3\] GND " "Pin \"port_out_00\[3\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[4\] GND " "Pin \"port_out_00\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[5\] GND " "Pin \"port_out_00\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[6\] GND " "Pin \"port_out_00\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_00\[7\] GND " "Pin \"port_out_00\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_00[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[0\] GND " "Pin \"port_out_01\[0\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[1\] GND " "Pin \"port_out_01\[1\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[2\] GND " "Pin \"port_out_01\[2\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[3\] GND " "Pin \"port_out_01\[3\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[4\] GND " "Pin \"port_out_01\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[5\] GND " "Pin \"port_out_01\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[6\] GND " "Pin \"port_out_01\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_01\[7\] GND " "Pin \"port_out_01\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_01[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[0\] GND " "Pin \"port_out_02\[0\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[1\] GND " "Pin \"port_out_02\[1\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[2\] GND " "Pin \"port_out_02\[2\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[3\] GND " "Pin \"port_out_02\[3\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[4\] GND " "Pin \"port_out_02\[4\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[5\] GND " "Pin \"port_out_02\[5\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[6\] GND " "Pin \"port_out_02\[6\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_02\[7\] GND " "Pin \"port_out_02\[7\]\" is stuck at GND" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1617316251208 "|computer|port_out_02[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1617316251208 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617316251221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617316251377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251377 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[0\] " "No output dependent on input pin \"port_in_00\[0\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[1\] " "No output dependent on input pin \"port_in_00\[1\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[2\] " "No output dependent on input pin \"port_in_00\[2\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[3\] " "No output dependent on input pin \"port_in_00\[3\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[4\] " "No output dependent on input pin \"port_in_00\[4\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[5\] " "No output dependent on input pin \"port_in_00\[5\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[6\] " "No output dependent on input pin \"port_in_00\[6\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_00\[7\] " "No output dependent on input pin \"port_in_00\[7\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_00[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[0\] " "No output dependent on input pin \"port_in_01\[0\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[1\] " "No output dependent on input pin \"port_in_01\[1\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[2\] " "No output dependent on input pin \"port_in_01\[2\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[3\] " "No output dependent on input pin \"port_in_01\[3\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[4\] " "No output dependent on input pin \"port_in_01\[4\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[5\] " "No output dependent on input pin \"port_in_01\[5\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[6\] " "No output dependent on input pin \"port_in_01\[6\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_01\[7\] " "No output dependent on input pin \"port_in_01\[7\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_01[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[0\] " "No output dependent on input pin \"port_in_02\[0\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[1\] " "No output dependent on input pin \"port_in_02\[1\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[2\] " "No output dependent on input pin \"port_in_02\[2\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[3\] " "No output dependent on input pin \"port_in_02\[3\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[4\] " "No output dependent on input pin \"port_in_02\[4\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[5\] " "No output dependent on input pin \"port_in_02\[5\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[6\] " "No output dependent on input pin \"port_in_02\[6\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "port_in_02\[7\] " "No output dependent on input pin \"port_in_02\[7\]\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|port_in_02[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "computer.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto_1/Computer/computer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617316251444 "|computer|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1617316251444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617316251445 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617316251445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617316251445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617316251507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 17:30:51 2021 " "Processing ended: Thu Apr 01 17:30:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617316251507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617316251507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617316251507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617316251507 ""}
