#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 27 16:57:47 2016
# Process ID: 7848
# Current directory: C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9848 C:\Users\Luke\OneDrive\Documents\EECS_645\Final_MIPS_Single_Cycle_Dercher\MIPS_Single_Cycle_Final_Dercher\MIPS_Single_Cycle_Final_Dercher.xpr
# Log file: C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/vivado.log
# Journal file: C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 784.023 ; gain = 140.836
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav/mips_single_cycle_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/pc_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_register
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/alu_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/second_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Second_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/mux_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/mux_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/mips_cu_behav.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/first_shift_left_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity First_Shift_Left_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/adder_second.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_second
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/complete/adder_first.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_first
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/sign_extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sign_extend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto d9ffa7de05054155ac21e193df365048 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal address [C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/dm_4byte_wide.vhd:32]
WARNING: [VRFC 10-1625] value in initialization depends on signal readaddress [C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/06_MIPS_Single_Cycle/design_sources/incomplete/im_4byte_wide.vhd:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/mips_single_cycle_tb_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Luke/OneDrive/Documents/EECS_645/Final_MIPS_Single_Cycle_Dercher/MIPS_Single_Cycle_Final_Dercher/MIPS_Single_Cycle_Final_Dercher.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 17:00:03 2016...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 808.980 ; gain = 0.000
exit
