/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [8:0] _02_;
  wire [7:0] _03_;
  reg [3:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_49z = celloutsig_0_19z | celloutsig_0_48z;
  assign celloutsig_0_55z = celloutsig_0_52z | celloutsig_0_11z;
  assign celloutsig_0_56z = _00_ | celloutsig_0_15z;
  assign celloutsig_1_3z = in_data[170] | in_data[190];
  assign celloutsig_1_6z = celloutsig_1_5z | celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_6z | celloutsig_1_8z;
  assign celloutsig_0_8z = _01_ | celloutsig_0_4z;
  assign celloutsig_0_14z = celloutsig_0_5z | celloutsig_0_4z;
  assign celloutsig_0_24z = celloutsig_0_15z | celloutsig_0_0z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= in_data[75:67];
  reg [7:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 8'h00;
    else _16_ <= { _02_[5:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign { _03_[7:1], _00_ } = _16_;
  reg [11:0] _17_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _17_ <= 12'h000;
    else _17_ <= { in_data[24:14], celloutsig_0_0z };
  assign { _05_[11:4], _01_, _05_[2:0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= { _02_[8:7], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_48z = { _02_[8:6], celloutsig_0_33z } === { _05_[5:4], _01_, celloutsig_0_30z };
  assign celloutsig_1_1z = in_data[115:112] === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[169:166] === { in_data[140:139], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[111], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z } === in_data[121:118];
  assign celloutsig_1_13z = { in_data[168:166], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_2z } === { in_data[115:112], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z } === { in_data[189], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z } === { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z } === { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_14z } === { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_0_9z = { in_data[95:72], celloutsig_0_0z, celloutsig_0_5z } === in_data[35:10];
  assign celloutsig_0_11z = { _02_[6:3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z } === { _02_[7:2], celloutsig_0_0z };
  assign celloutsig_0_15z = { _04_[3], celloutsig_0_11z, _03_[7:1], _00_, celloutsig_0_5z, celloutsig_0_6z } === { celloutsig_0_14z, _02_, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_2z, _04_ } === { _03_[5:1], _00_ };
  assign celloutsig_0_19z = { _05_[10], _04_ } === { _03_[5:2], celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[50:47] <= in_data[56:53];
  assign celloutsig_0_30z = _05_[2:0] <= { _05_[7:6], celloutsig_0_21z };
  assign celloutsig_0_4z = { _05_[8:4], _01_, _05_[2:0], _02_ } <= in_data[19:2];
  assign celloutsig_1_0z = in_data[140:136] <= in_data[141:137];
  assign celloutsig_0_5z = { _02_[6:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } <= { in_data[63:58], celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[164:157] <= in_data[126:119];
  assign celloutsig_1_7z = { in_data[151:135], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[187:172], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_11z = { in_data[142:129], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z } <= { in_data[117:108], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_6z = { _05_[7:4], _01_, _05_[2], _05_[11:4], _01_, _05_[2:0] } <= { _02_[5:3], _05_[11:4], _01_, _05_[2:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_10z = { _03_[7:1], _00_, celloutsig_0_0z } <= { _05_[9:4], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } <= { _03_[5:3], celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z } <= { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_20z = { in_data[79:73], celloutsig_0_5z } <= { _03_[6:1], _00_, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_13z, _04_, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z } <= { _02_[8:1], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_23z = { in_data[44:16], celloutsig_0_22z, _05_[11:4], _01_, _05_[2:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_16z, _04_, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_10z } <= { _05_[5:4], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_19z, _04_, celloutsig_0_10z, _05_[11:4], _01_, _05_[2:0], celloutsig_0_22z, celloutsig_0_4z, _04_, _05_[11:4], _01_, _05_[2:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_5z, _03_[7:1], _00_ };
  assign celloutsig_0_33z = ~((celloutsig_0_4z & in_data[83]) | (celloutsig_0_17z & celloutsig_0_10z));
  assign celloutsig_0_51z = ~((_02_[1] & celloutsig_0_24z) | (celloutsig_0_23z & in_data[69]));
  assign celloutsig_0_52z = ~((celloutsig_0_51z & celloutsig_0_4z) | (_04_[1] & celloutsig_0_49z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[137]) | (in_data[140] & celloutsig_1_1z));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_4z) | (celloutsig_1_1z & celloutsig_1_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & celloutsig_1_6z) | (celloutsig_1_3z & celloutsig_1_7z));
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_3z) | (celloutsig_1_5z & celloutsig_1_4z));
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_9z) | (celloutsig_1_12z & celloutsig_1_12z));
  assign celloutsig_0_18z = ~((celloutsig_0_8z & _04_[0]) | (_04_[2] & celloutsig_0_9z));
  assign celloutsig_0_22z = ~((celloutsig_0_15z & celloutsig_0_17z) | (_04_[3] & celloutsig_0_9z));
  assign celloutsig_0_2z = ~((in_data[0] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign _03_[0] = _00_;
  assign _05_[3] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
