

================================================================
== Vitis HLS Report for 'local_scan_1'
================================================================
* Date:           Sat Oct  4 15:13:00 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6913|     6913|  69.130 us|  69.130 us|  6913|  6913|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- local_1  |     6912|     6912|        54|          -|          -|   128|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%radixID = alloca i32 1"   --->   Operation 4 'alloca' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.84ns)   --->   "%store_ln13 = store i8 0, i8 %radixID" [sort.c:13]   --->   Operation 7 'store' 'store_ln13' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln13 = br void %local_2" [sort.c:13]   --->   Operation 8 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%radixID_1 = load i8 %radixID" [sort.c:15]   --->   Operation 9 'load' 'radixID_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln13 = icmp_eq  i8 %radixID_1, i8 128" [sort.c:13]   --->   Operation 10 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.35ns)   --->   "%add_ln13 = add i8 %radixID_1, i8 1" [sort.c:13]   --->   Operation 12 'add' 'add_ln13' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %local_2.split, void %for.end9" [sort.c:13]   --->   Operation 13 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_23 = trunc i8 %radixID_1" [sort.c:15]   --->   Operation 14 'trunc' 'empty_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_23, i4 0" [sort.c:15]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i8 %radixID_1" [sort.c:15]   --->   Operation 16 'trunc' 'trunc_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln15, i4 0" [sort.c:15]   --->   Operation 17 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = trunc i8 %radixID_1" [sort.c:15]   --->   Operation 18 'trunc' 'trunc_ln15_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln15_3, i4 0" [sort.c:15]   --->   Operation 19 'bitconcatenate' 'trunc_ln15_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln15 = call void @local_scan.1_Pipeline_local_2, i11 %tmp_s, i9 %trunc_ln15_2, i10 %trunc_ln, i64 %bucket_0, i64 %bucket_1" [sort.c:15]   --->   Operation 20 'call' 'call_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.84ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %radixID" [sort.c:13]   --->   Operation 21 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.84>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [sort.c:19]   --->   Operation 22 'ret' 'ret_ln19' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort.c:12]   --->   Operation 23 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln15 = call void @local_scan.1_Pipeline_local_2, i11 %tmp_s, i9 %trunc_ln15_2, i10 %trunc_ln, i64 %bucket_0, i64 %bucket_1" [sort.c:15]   --->   Operation 24 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br void %local_2" [sort.c:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('radixID') [3]  (0 ns)
	'store' operation ('store_ln13', sort.c:13) of constant 0 on local variable 'radixID' [6]  (0.844 ns)

 <State 2>: 2.2ns
The critical path consists of the following:
	'load' operation ('radixID', sort.c:15) on local variable 'radixID' [9]  (0 ns)
	'add' operation ('add_ln13', sort.c:13) [12]  (1.36 ns)
	'store' operation ('store_ln13', sort.c:13) of variable 'add_ln13', sort.c:13 on local variable 'radixID' [23]  (0.844 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
