// Seed: 3235097488
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4
  );
  output wire id_2;
  inout wor id_1;
  assign id_3[1] = id_1;
  logic id_5;
  ;
  assign id_1 = -1 + -1;
endmodule
