	component nios2e is
		port (
			clk_clk       : in  std_logic                     := 'X';             -- clk
			cycle_export  : out std_logic_vector(27 downto 0);                    -- export
			dip0_export   : in  std_logic                     := 'X';             -- export
			dip1_export   : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			dip2_export   : in  std_logic                     := 'X';             -- export
			dip3_export   : in  std_logic                     := 'X';             -- export
			duty_export   : out std_logic_vector(31 downto 0);                    -- export
			led0_export   : out std_logic;                                        -- export
			led1_export   : out std_logic;                                        -- export
			led2_export   : out std_logic;                                        -- export
			led3_export   : out std_logic;                                        -- export
			led4_export   : out std_logic;                                        -- export
			led5_export   : out std_logic;                                        -- export
			led6_export   : out std_logic;                                        -- export
			led7_export   : out std_logic;                                        -- export
			reset_reset_n : in  std_logic                     := 'X';             -- reset_n
			sw0_export    : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			sw1_export    : in  std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component nios2e;

