ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f4xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f4xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_it.c **** 
  28:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_it.c **** 
  33:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f4xx_it.c **** 
  36:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f4xx_it.c **** 
  38:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f4xx_it.c **** 
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_it.c **** 
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_it.c **** 
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f4xx_it.c **** 
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  60:Core/Src/stm32f4xx_it.c **** extern ADC_HandleTypeDef hadc1;
  61:Core/Src/stm32f4xx_it.c **** extern RNG_HandleTypeDef hrng;
  62:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim2;
  63:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim5;
  64:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  65:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  66:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart1;
  67:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart2;
  68:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  69:Core/Src/stm32f4xx_it.c **** 
  70:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  71:Core/Src/stm32f4xx_it.c **** 
  72:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  73:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  74:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  75:Core/Src/stm32f4xx_it.c **** /**
  76:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  77:Core/Src/stm32f4xx_it.c ****   */
  78:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  79:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 79 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  80:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 3


  81:Core/Src/stm32f4xx_it.c **** 
  82:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  83:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32f4xx_it.c ****   while (1)
  36              		.loc 1 84 3 discriminator 1 view .LVU1
  85:Core/Src/stm32f4xx_it.c ****   {
  86:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 86 3 discriminator 1 view .LVU2
  84:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 84 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE235:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	HardFault_Handler:
  52              	.LFB236:
  87:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  88:Core/Src/stm32f4xx_it.c **** }
  89:Core/Src/stm32f4xx_it.c **** 
  90:Core/Src/stm32f4xx_it.c **** /**
  91:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  92:Core/Src/stm32f4xx_it.c ****   */
  93:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  94:Core/Src/stm32f4xx_it.c **** {
  53              		.loc 1 94 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  95:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  96:Core/Src/stm32f4xx_it.c **** 
  97:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  98:Core/Src/stm32f4xx_it.c ****   while (1)
  60              		.loc 1 98 3 discriminator 1 view .LVU5
  99:Core/Src/stm32f4xx_it.c ****   {
 100:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 101:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 102:Core/Src/stm32f4xx_it.c ****   }
  61              		.loc 1 102 3 discriminator 1 view .LVU6
  98:Core/Src/stm32f4xx_it.c ****   {
  62              		.loc 1 98 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE236:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 4


  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	MemManage_Handler:
  76              	.LFB237:
 103:Core/Src/stm32f4xx_it.c **** }
 104:Core/Src/stm32f4xx_it.c **** 
 105:Core/Src/stm32f4xx_it.c **** /**
 106:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 107:Core/Src/stm32f4xx_it.c ****   */
 108:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 109:Core/Src/stm32f4xx_it.c **** {
  77              		.loc 1 109 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 110:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f4xx_it.c **** 
 112:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 113:Core/Src/stm32f4xx_it.c ****   while (1)
  84              		.loc 1 113 3 discriminator 1 view .LVU9
 114:Core/Src/stm32f4xx_it.c ****   {
 115:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 117:Core/Src/stm32f4xx_it.c ****   }
  85              		.loc 1 117 3 discriminator 1 view .LVU10
 113:Core/Src/stm32f4xx_it.c ****   {
  86              		.loc 1 113 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE237:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	BusFault_Handler:
 100              	.LFB238:
 118:Core/Src/stm32f4xx_it.c **** }
 119:Core/Src/stm32f4xx_it.c **** 
 120:Core/Src/stm32f4xx_it.c **** /**
 121:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 122:Core/Src/stm32f4xx_it.c ****   */
 123:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 124:Core/Src/stm32f4xx_it.c **** {
 101              		.loc 1 124 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 125:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 5


 126:Core/Src/stm32f4xx_it.c **** 
 127:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 128:Core/Src/stm32f4xx_it.c ****   while (1)
 108              		.loc 1 128 3 discriminator 1 view .LVU13
 129:Core/Src/stm32f4xx_it.c ****   {
 130:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 131:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 132:Core/Src/stm32f4xx_it.c ****   }
 109              		.loc 1 132 3 discriminator 1 view .LVU14
 128:Core/Src/stm32f4xx_it.c ****   {
 110              		.loc 1 128 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE238:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB239:
 133:Core/Src/stm32f4xx_it.c **** }
 134:Core/Src/stm32f4xx_it.c **** 
 135:Core/Src/stm32f4xx_it.c **** /**
 136:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 137:Core/Src/stm32f4xx_it.c ****   */
 138:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 139:Core/Src/stm32f4xx_it.c **** {
 125              		.loc 1 139 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 140:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 141:Core/Src/stm32f4xx_it.c **** 
 142:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 143:Core/Src/stm32f4xx_it.c ****   while (1)
 132              		.loc 1 143 3 discriminator 1 view .LVU17
 144:Core/Src/stm32f4xx_it.c ****   {
 145:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 146:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 147:Core/Src/stm32f4xx_it.c ****   }
 133              		.loc 1 147 3 discriminator 1 view .LVU18
 143:Core/Src/stm32f4xx_it.c ****   {
 134              		.loc 1 143 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE239:
 139              		.section	.text.SVC_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	SVC_Handler
 142              		.syntax unified
 143              		.thumb
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 6


 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	SVC_Handler:
 148              	.LFB240:
 148:Core/Src/stm32f4xx_it.c **** }
 149:Core/Src/stm32f4xx_it.c **** 
 150:Core/Src/stm32f4xx_it.c **** /**
 151:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 152:Core/Src/stm32f4xx_it.c ****   */
 153:Core/Src/stm32f4xx_it.c **** void SVC_Handler(void)
 154:Core/Src/stm32f4xx_it.c **** {
 149              		.loc 1 154 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 155:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 156:Core/Src/stm32f4xx_it.c **** 
 157:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 158:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 159:Core/Src/stm32f4xx_it.c **** 
 160:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 161:Core/Src/stm32f4xx_it.c **** }
 154              		.loc 1 161 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE240:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	DebugMon_Handler:
 168              	.LFB241:
 162:Core/Src/stm32f4xx_it.c **** 
 163:Core/Src/stm32f4xx_it.c **** /**
 164:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 165:Core/Src/stm32f4xx_it.c ****   */
 166:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 167:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 167 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 168:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 169:Core/Src/stm32f4xx_it.c **** 
 170:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 171:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 172:Core/Src/stm32f4xx_it.c **** 
 173:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 174:Core/Src/stm32f4xx_it.c **** }
 174              		.loc 1 174 1 view .LVU23
 175 0000 7047     		bx	lr
 176              		.cfi_endproc
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 7


 177              	.LFE241:
 179              		.section	.text.PendSV_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	PendSV_Handler
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	PendSV_Handler:
 188              	.LFB242:
 175:Core/Src/stm32f4xx_it.c **** 
 176:Core/Src/stm32f4xx_it.c **** /**
 177:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pendable request for system service.
 178:Core/Src/stm32f4xx_it.c ****   */
 179:Core/Src/stm32f4xx_it.c **** void PendSV_Handler(void)
 180:Core/Src/stm32f4xx_it.c **** {
 189              		.loc 1 180 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 181:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 182:Core/Src/stm32f4xx_it.c **** 
 183:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 184:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 185:Core/Src/stm32f4xx_it.c **** 
 186:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 187:Core/Src/stm32f4xx_it.c **** }
 194              		.loc 1 187 1 view .LVU25
 195 0000 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE242:
 199              		.section	.text.SysTick_Handler,"ax",%progbits
 200              		.align	1
 201              		.global	SysTick_Handler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	SysTick_Handler:
 208              	.LFB243:
 188:Core/Src/stm32f4xx_it.c **** 
 189:Core/Src/stm32f4xx_it.c **** /**
 190:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 191:Core/Src/stm32f4xx_it.c ****   */
 192:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 193:Core/Src/stm32f4xx_it.c **** {
 209              		.loc 1 193 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI0:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 194:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 8


 195:Core/Src/stm32f4xx_it.c **** 
 196:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 197:Core/Src/stm32f4xx_it.c ****   HAL_IncTick();
 218              		.loc 1 197 3 view .LVU27
 219 0002 FFF7FEFF 		bl	HAL_IncTick
 220              	.LVL0:
 198:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 199:Core/Src/stm32f4xx_it.c **** 
 200:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 201:Core/Src/stm32f4xx_it.c **** }
 221              		.loc 1 201 1 is_stmt 0 view .LVU28
 222 0006 08BD     		pop	{r3, pc}
 223              		.cfi_endproc
 224              	.LFE243:
 226              		.section	.text.DMA1_Stream5_IRQHandler,"ax",%progbits
 227              		.align	1
 228              		.global	DMA1_Stream5_IRQHandler
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	DMA1_Stream5_IRQHandler:
 235              	.LFB244:
 202:Core/Src/stm32f4xx_it.c **** 
 203:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 204:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 205:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 206:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 207:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 208:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 209:Core/Src/stm32f4xx_it.c **** 
 210:Core/Src/stm32f4xx_it.c **** /**
 211:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA1 stream5 global interrupt.
 212:Core/Src/stm32f4xx_it.c ****   */
 213:Core/Src/stm32f4xx_it.c **** void DMA1_Stream5_IRQHandler(void)
 214:Core/Src/stm32f4xx_it.c **** {
 236              		.loc 1 214 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240 0000 08B5     		push	{r3, lr}
 241              	.LCFI1:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 3, -8
 244              		.cfi_offset 14, -4
 215:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
 216:Core/Src/stm32f4xx_it.c **** 
 217:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 0 */
 218:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart2_rx);
 245              		.loc 1 218 3 view .LVU30
 246 0002 0248     		ldr	r0, .L18
 247 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 248              	.LVL1:
 219:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
 220:Core/Src/stm32f4xx_it.c **** 
 221:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA1_Stream5_IRQn 1 */
 222:Core/Src/stm32f4xx_it.c **** }
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 9


 249              		.loc 1 222 1 is_stmt 0 view .LVU31
 250 0008 08BD     		pop	{r3, pc}
 251              	.L19:
 252 000a 00BF     		.align	2
 253              	.L18:
 254 000c 00000000 		.word	hdma_usart2_rx
 255              		.cfi_endproc
 256              	.LFE244:
 258              		.section	.text.ADC_IRQHandler,"ax",%progbits
 259              		.align	1
 260              		.global	ADC_IRQHandler
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	ADC_IRQHandler:
 267              	.LFB245:
 223:Core/Src/stm32f4xx_it.c **** 
 224:Core/Src/stm32f4xx_it.c **** /**
 225:Core/Src/stm32f4xx_it.c ****   * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
 226:Core/Src/stm32f4xx_it.c ****   */
 227:Core/Src/stm32f4xx_it.c **** void ADC_IRQHandler(void)
 228:Core/Src/stm32f4xx_it.c **** {
 268              		.loc 1 228 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 08B5     		push	{r3, lr}
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
 229:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 0 */
 230:Core/Src/stm32f4xx_it.c **** 
 231:Core/Src/stm32f4xx_it.c ****   /* USER CODE END ADC_IRQn 0 */
 232:Core/Src/stm32f4xx_it.c ****   HAL_ADC_IRQHandler(&hadc1);
 277              		.loc 1 232 3 view .LVU33
 278 0002 0248     		ldr	r0, .L22
 279 0004 FFF7FEFF 		bl	HAL_ADC_IRQHandler
 280              	.LVL2:
 233:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 1 */
 234:Core/Src/stm32f4xx_it.c **** 
 235:Core/Src/stm32f4xx_it.c ****   /* USER CODE END ADC_IRQn 1 */
 236:Core/Src/stm32f4xx_it.c **** }
 281              		.loc 1 236 1 is_stmt 0 view .LVU34
 282 0008 08BD     		pop	{r3, pc}
 283              	.L23:
 284 000a 00BF     		.align	2
 285              	.L22:
 286 000c 00000000 		.word	hadc1
 287              		.cfi_endproc
 288              	.LFE245:
 290              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 291              		.align	1
 292              		.global	TIM2_IRQHandler
 293              		.syntax unified
 294              		.thumb
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 10


 295              		.thumb_func
 296              		.fpu fpv4-sp-d16
 298              	TIM2_IRQHandler:
 299              	.LFB246:
 237:Core/Src/stm32f4xx_it.c **** 
 238:Core/Src/stm32f4xx_it.c **** /**
 239:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 240:Core/Src/stm32f4xx_it.c ****   */
 241:Core/Src/stm32f4xx_it.c **** void TIM2_IRQHandler(void)
 242:Core/Src/stm32f4xx_it.c **** {
 300              		.loc 1 242 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 08B5     		push	{r3, lr}
 305              	.LCFI3:
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 3, -8
 308              		.cfi_offset 14, -4
 243:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 244:Core/Src/stm32f4xx_it.c **** 
 245:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 246:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 309              		.loc 1 246 3 view .LVU36
 310 0002 0248     		ldr	r0, .L26
 311 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 312              	.LVL3:
 247:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 248:Core/Src/stm32f4xx_it.c **** 
 249:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 250:Core/Src/stm32f4xx_it.c **** }
 313              		.loc 1 250 1 is_stmt 0 view .LVU37
 314 0008 08BD     		pop	{r3, pc}
 315              	.L27:
 316 000a 00BF     		.align	2
 317              	.L26:
 318 000c 00000000 		.word	htim2
 319              		.cfi_endproc
 320              	.LFE246:
 322              		.section	.text.USART1_IRQHandler,"ax",%progbits
 323              		.align	1
 324              		.global	USART1_IRQHandler
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 328              		.fpu fpv4-sp-d16
 330              	USART1_IRQHandler:
 331              	.LFB247:
 251:Core/Src/stm32f4xx_it.c **** 
 252:Core/Src/stm32f4xx_it.c **** /**
 253:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART1 global interrupt.
 254:Core/Src/stm32f4xx_it.c ****   */
 255:Core/Src/stm32f4xx_it.c **** void USART1_IRQHandler(void)
 256:Core/Src/stm32f4xx_it.c **** {
 332              		.loc 1 256 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 11


 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336 0000 10B5     		push	{r4, lr}
 337              	.LCFI4:
 338              		.cfi_def_cfa_offset 8
 339              		.cfi_offset 4, -8
 340              		.cfi_offset 14, -4
 257:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 258:Core/Src/stm32f4xx_it.c **** 
 259:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 260:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 341              		.loc 1 260 3 view .LVU39
 342 0002 074C     		ldr	r4, .L32
 343 0004 2046     		mov	r0, r4
 344 0006 FFF7FEFF 		bl	HAL_UART_IRQHandler
 345              	.LVL4:
 261:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 262:Core/Src/stm32f4xx_it.c **** 
 263:Core/Src/stm32f4xx_it.c ****   if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {
 346              		.loc 1 263 3 view .LVU40
 347              		.loc 1 263 6 is_stmt 0 view .LVU41
 348 000a 2368     		ldr	r3, [r4]
 349 000c 1B68     		ldr	r3, [r3]
 350              		.loc 1 263 5 view .LVU42
 351 000e 13F0100F 		tst	r3, #16
 352 0012 00D1     		bne	.L31
 353              	.L28:
 264:Core/Src/stm32f4xx_it.c **** 	  HAL_UART_RxCpltCallback_UART1(&huart1);
 265:Core/Src/stm32f4xx_it.c ****   }
 266:Core/Src/stm32f4xx_it.c **** 
 267:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 268:Core/Src/stm32f4xx_it.c **** }
 354              		.loc 1 268 1 view .LVU43
 355 0014 10BD     		pop	{r4, pc}
 356              	.L31:
 264:Core/Src/stm32f4xx_it.c **** 	  HAL_UART_RxCpltCallback_UART1(&huart1);
 357              		.loc 1 264 4 is_stmt 1 view .LVU44
 358 0016 2046     		mov	r0, r4
 359 0018 FFF7FEFF 		bl	HAL_UART_RxCpltCallback_UART1
 360              	.LVL5:
 361              		.loc 1 268 1 is_stmt 0 view .LVU45
 362 001c FAE7     		b	.L28
 363              	.L33:
 364 001e 00BF     		.align	2
 365              	.L32:
 366 0020 00000000 		.word	huart1
 367              		.cfi_endproc
 368              	.LFE247:
 370              		.section	.text.USART2_IRQHandler,"ax",%progbits
 371              		.align	1
 372              		.global	USART2_IRQHandler
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu fpv4-sp-d16
 378              	USART2_IRQHandler:
 379              	.LFB248:
 269:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 12


 270:Core/Src/stm32f4xx_it.c **** /**
 271:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART2 global interrupt.
 272:Core/Src/stm32f4xx_it.c ****   */
 273:Core/Src/stm32f4xx_it.c **** void USART2_IRQHandler(void)
 274:Core/Src/stm32f4xx_it.c **** {
 380              		.loc 1 274 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 10B5     		push	{r4, lr}
 385              	.LCFI5:
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 275:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 276:Core/Src/stm32f4xx_it.c **** 
 277:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 278:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 389              		.loc 1 278 3 view .LVU47
 390 0002 074C     		ldr	r4, .L38
 391 0004 2046     		mov	r0, r4
 392 0006 FFF7FEFF 		bl	HAL_UART_IRQHandler
 393              	.LVL6:
 279:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 280:Core/Src/stm32f4xx_it.c **** 
 281:Core/Src/stm32f4xx_it.c ****   if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 394              		.loc 1 281 3 view .LVU48
 395              		.loc 1 281 6 is_stmt 0 view .LVU49
 396 000a 2368     		ldr	r3, [r4]
 397 000c 1B68     		ldr	r3, [r3]
 398              		.loc 1 281 5 view .LVU50
 399 000e 13F0100F 		tst	r3, #16
 400 0012 00D1     		bne	.L37
 401              	.L34:
 282:Core/Src/stm32f4xx_it.c **** 	  HAL_UART_RxCpltCallback_UART2(&huart2);
 283:Core/Src/stm32f4xx_it.c ****   }
 284:Core/Src/stm32f4xx_it.c **** 
 285:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 286:Core/Src/stm32f4xx_it.c **** }
 402              		.loc 1 286 1 view .LVU51
 403 0014 10BD     		pop	{r4, pc}
 404              	.L37:
 282:Core/Src/stm32f4xx_it.c **** 	  HAL_UART_RxCpltCallback_UART2(&huart2);
 405              		.loc 1 282 4 is_stmt 1 view .LVU52
 406 0016 2046     		mov	r0, r4
 407 0018 FFF7FEFF 		bl	HAL_UART_RxCpltCallback_UART2
 408              	.LVL7:
 409              		.loc 1 286 1 is_stmt 0 view .LVU53
 410 001c FAE7     		b	.L34
 411              	.L39:
 412 001e 00BF     		.align	2
 413              	.L38:
 414 0020 00000000 		.word	huart2
 415              		.cfi_endproc
 416              	.LFE248:
 418              		.section	.text.TIM5_IRQHandler,"ax",%progbits
 419              		.align	1
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 13


 420              		.global	TIM5_IRQHandler
 421              		.syntax unified
 422              		.thumb
 423              		.thumb_func
 424              		.fpu fpv4-sp-d16
 426              	TIM5_IRQHandler:
 427              	.LFB249:
 287:Core/Src/stm32f4xx_it.c **** 
 288:Core/Src/stm32f4xx_it.c **** /**
 289:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM5 global interrupt.
 290:Core/Src/stm32f4xx_it.c ****   */
 291:Core/Src/stm32f4xx_it.c **** void TIM5_IRQHandler(void)
 292:Core/Src/stm32f4xx_it.c **** {
 428              		.loc 1 292 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432 0000 08B5     		push	{r3, lr}
 433              	.LCFI6:
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 3, -8
 436              		.cfi_offset 14, -4
 293:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM5_IRQn 0 */
 294:Core/Src/stm32f4xx_it.c **** 
 295:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM5_IRQn 0 */
 296:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim5);
 437              		.loc 1 296 3 view .LVU55
 438 0002 0248     		ldr	r0, .L42
 439 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 440              	.LVL8:
 297:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM5_IRQn 1 */
 298:Core/Src/stm32f4xx_it.c **** 
 299:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM5_IRQn 1 */
 300:Core/Src/stm32f4xx_it.c **** }
 441              		.loc 1 300 1 is_stmt 0 view .LVU56
 442 0008 08BD     		pop	{r3, pc}
 443              	.L43:
 444 000a 00BF     		.align	2
 445              	.L42:
 446 000c 00000000 		.word	htim5
 447              		.cfi_endproc
 448              	.LFE249:
 450              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 451              		.align	1
 452              		.global	DMA2_Stream0_IRQHandler
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 456              		.fpu fpv4-sp-d16
 458              	DMA2_Stream0_IRQHandler:
 459              	.LFB250:
 301:Core/Src/stm32f4xx_it.c **** 
 302:Core/Src/stm32f4xx_it.c **** /**
 303:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 304:Core/Src/stm32f4xx_it.c ****   */
 305:Core/Src/stm32f4xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 306:Core/Src/stm32f4xx_it.c **** {
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 14


 460              		.loc 1 306 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464 0000 08B5     		push	{r3, lr}
 465              	.LCFI7:
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
 307:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 308:Core/Src/stm32f4xx_it.c **** 
 309:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
 310:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 469              		.loc 1 310 3 view .LVU58
 470 0002 0248     		ldr	r0, .L46
 471 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 472              	.LVL9:
 311:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 312:Core/Src/stm32f4xx_it.c **** 
 313:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 314:Core/Src/stm32f4xx_it.c **** }
 473              		.loc 1 314 1 is_stmt 0 view .LVU59
 474 0008 08BD     		pop	{r3, pc}
 475              	.L47:
 476 000a 00BF     		.align	2
 477              	.L46:
 478 000c 00000000 		.word	hdma_adc1
 479              		.cfi_endproc
 480              	.LFE250:
 482              		.section	.text.DMA2_Stream2_IRQHandler,"ax",%progbits
 483              		.align	1
 484              		.global	DMA2_Stream2_IRQHandler
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu fpv4-sp-d16
 490              	DMA2_Stream2_IRQHandler:
 491              	.LFB251:
 315:Core/Src/stm32f4xx_it.c **** 
 316:Core/Src/stm32f4xx_it.c **** /**
 317:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream2 global interrupt.
 318:Core/Src/stm32f4xx_it.c ****   */
 319:Core/Src/stm32f4xx_it.c **** void DMA2_Stream2_IRQHandler(void)
 320:Core/Src/stm32f4xx_it.c **** {
 492              		.loc 1 320 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496 0000 08B5     		push	{r3, lr}
 497              	.LCFI8:
 498              		.cfi_def_cfa_offset 8
 499              		.cfi_offset 3, -8
 500              		.cfi_offset 14, -4
 321:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
 322:Core/Src/stm32f4xx_it.c **** 
 323:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 0 */
 324:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 15


 501              		.loc 1 324 3 view .LVU61
 502 0002 0248     		ldr	r0, .L50
 503 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 504              	.LVL10:
 325:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
 326:Core/Src/stm32f4xx_it.c **** 
 327:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 1 */
 328:Core/Src/stm32f4xx_it.c **** }
 505              		.loc 1 328 1 is_stmt 0 view .LVU62
 506 0008 08BD     		pop	{r3, pc}
 507              	.L51:
 508 000a 00BF     		.align	2
 509              	.L50:
 510 000c 00000000 		.word	hdma_usart1_rx
 511              		.cfi_endproc
 512              	.LFE251:
 514              		.section	.text.HASH_RNG_IRQHandler,"ax",%progbits
 515              		.align	1
 516              		.global	HASH_RNG_IRQHandler
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 520              		.fpu fpv4-sp-d16
 522              	HASH_RNG_IRQHandler:
 523              	.LFB252:
 329:Core/Src/stm32f4xx_it.c **** 
 330:Core/Src/stm32f4xx_it.c **** /**
 331:Core/Src/stm32f4xx_it.c ****   * @brief This function handles HASH and RNG global interrupts.
 332:Core/Src/stm32f4xx_it.c ****   */
 333:Core/Src/stm32f4xx_it.c **** void HASH_RNG_IRQHandler(void)
 334:Core/Src/stm32f4xx_it.c **** {
 524              		.loc 1 334 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528 0000 08B5     		push	{r3, lr}
 529              	.LCFI9:
 530              		.cfi_def_cfa_offset 8
 531              		.cfi_offset 3, -8
 532              		.cfi_offset 14, -4
 335:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HASH_RNG_IRQn 0 */
 336:Core/Src/stm32f4xx_it.c **** 
 337:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HASH_RNG_IRQn 0 */
 338:Core/Src/stm32f4xx_it.c ****   HAL_RNG_IRQHandler(&hrng);
 533              		.loc 1 338 3 view .LVU64
 534 0002 0248     		ldr	r0, .L54
 535 0004 FFF7FEFF 		bl	HAL_RNG_IRQHandler
 536              	.LVL11:
 339:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HASH_RNG_IRQn 1 */
 340:Core/Src/stm32f4xx_it.c **** 
 341:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HASH_RNG_IRQn 1 */
 342:Core/Src/stm32f4xx_it.c **** }
 537              		.loc 1 342 1 is_stmt 0 view .LVU65
 538 0008 08BD     		pop	{r3, pc}
 539              	.L55:
 540 000a 00BF     		.align	2
 541              	.L54:
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 16


 542 000c 00000000 		.word	hrng
 543              		.cfi_endproc
 544              	.LFE252:
 546              		.text
 547              	.Letext0:
 548              		.file 2 "/usr/local/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types
 549              		.file 3 "/usr/local/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 550              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 551              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 552              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f415xx.h"
 553              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 554              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 555              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 556              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 557              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rng.h"
 558              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 559              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 560              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 561              		.file 15 "Core/Inc/main.h"
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:18     .text.NMI_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:44     .text.HardFault_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:68     .text.MemManage_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:75     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:92     .text.BusFault_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:99     .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:116    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:123    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:140    .text.SVC_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:147    .text.SVC_Handler:0000000000000000 SVC_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:160    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:167    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:180    .text.PendSV_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:187    .text.PendSV_Handler:0000000000000000 PendSV_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:200    .text.SysTick_Handler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:207    .text.SysTick_Handler:0000000000000000 SysTick_Handler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:227    .text.DMA1_Stream5_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:234    .text.DMA1_Stream5_IRQHandler:0000000000000000 DMA1_Stream5_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:254    .text.DMA1_Stream5_IRQHandler:000000000000000c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:259    .text.ADC_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:266    .text.ADC_IRQHandler:0000000000000000 ADC_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:286    .text.ADC_IRQHandler:000000000000000c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:291    .text.TIM2_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:298    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:318    .text.TIM2_IRQHandler:000000000000000c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:323    .text.USART1_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:330    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:366    .text.USART1_IRQHandler:0000000000000020 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:371    .text.USART2_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:378    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:414    .text.USART2_IRQHandler:0000000000000020 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:419    .text.TIM5_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:426    .text.TIM5_IRQHandler:0000000000000000 TIM5_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:446    .text.TIM5_IRQHandler:000000000000000c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:451    .text.DMA2_Stream0_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:458    .text.DMA2_Stream0_IRQHandler:0000000000000000 DMA2_Stream0_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:478    .text.DMA2_Stream0_IRQHandler:000000000000000c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:483    .text.DMA2_Stream2_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:490    .text.DMA2_Stream2_IRQHandler:0000000000000000 DMA2_Stream2_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:510    .text.DMA2_Stream2_IRQHandler:000000000000000c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:515    .text.HASH_RNG_IRQHandler:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:522    .text.HASH_RNG_IRQHandler:0000000000000000 HASH_RNG_IRQHandler
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s:542    .text.HASH_RNG_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_usart2_rx
HAL_ADC_IRQHandler
hadc1
HAL_TIM_IRQHandler
htim2
HAL_UART_IRQHandler
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvyUMcL.s 			page 18


HAL_UART_RxCpltCallback_UART1
huart1
HAL_UART_RxCpltCallback_UART2
huart2
htim5
hdma_adc1
hdma_usart1_rx
HAL_RNG_IRQHandler
hrng
