#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f859ca59580 .scope module, "mac_unit_tb" "mac_unit_tb" 2 8;
 .timescale -9 -12;
v0x5f859ca85950_0 .var "op1", 31 0;
v0x5f859ca85a30_0 .var "op2", 31 0;
v0x5f859ca85b40_0 .var "op3", 31 0;
v0x5f859ca85c30_0 .net "ovf_add", 0 0, v0x5f859ca83b80_0;  1 drivers
v0x5f859ca85d20_0 .net "ovf_mul", 0 0, v0x5f859ca84eb0_0;  1 drivers
v0x5f859ca85e60_0 .net "total_result", 31 0, v0x5f859ca83c90_0;  1 drivers
v0x5f859ca85f70_0 .net "zero_add", 0 0, L_0x5f859ca96250;  1 drivers
v0x5f859ca86060_0 .net "zero_mul", 0 0, L_0x5f859ca96160;  1 drivers
S_0x5f859ca59710 .scope module, "dut" "mac_unit" 2 14, 3 7 0, S_0x5f859ca59580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "op3";
    .port_info 3 /OUTPUT 32 "total_result";
    .port_info 4 /OUTPUT 1 "zero_mul";
    .port_info 5 /OUTPUT 1 "zero_add";
    .port_info 6 /OUTPUT 1 "ovf_mul";
    .port_info 7 /OUTPUT 1 "ovf_add";
v0x5f859ca851e0_0 .net "mul_res", 31 0, v0x5f859ca84fc0_0;  1 drivers
v0x5f859ca85310_0 .net "op1", 31 0, v0x5f859ca85950_0;  1 drivers
v0x5f859ca853d0_0 .net "op2", 31 0, v0x5f859ca85a30_0;  1 drivers
v0x5f859ca85470_0 .net "op3", 31 0, v0x5f859ca85b40_0;  1 drivers
v0x5f859ca85510_0 .net "ovf_add", 0 0, v0x5f859ca83b80_0;  alias, 1 drivers
v0x5f859ca85600_0 .net "ovf_mul", 0 0, v0x5f859ca84eb0_0;  alias, 1 drivers
v0x5f859ca856a0_0 .net "total_result", 31 0, v0x5f859ca83c90_0;  alias, 1 drivers
v0x5f859ca85770_0 .net "zero_add", 0 0, L_0x5f859ca96250;  alias, 1 drivers
v0x5f859ca85840_0 .net "zero_mul", 0 0, L_0x5f859ca96160;  alias, 1 drivers
S_0x5f859ca56370 .scope module, "alu_add" "alu" 3 31, 4 4 0, S_0x5f859ca59710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "ovf";
P_0x5f859ca64710 .param/l "ALUOP_ADD" 0 4 22, C4<0100>;
P_0x5f859ca64750 .param/l "ALUOP_AND" 0 4 17, C4<1000>;
P_0x5f859ca64790 .param/l "ALUOP_MUL" 0 4 24, C4<0110>;
P_0x5f859ca647d0 .param/l "ALUOP_NAND" 0 4 20, C4<1011>;
P_0x5f859ca64810 .param/l "ALUOP_NOR" 0 4 19, C4<1010>;
P_0x5f859ca64850 .param/l "ALUOP_OR" 0 4 18, C4<1001>;
P_0x5f859ca64890 .param/l "ALUOP_SLA" 0 4 28, C4<0011>;
P_0x5f859ca648d0 .param/l "ALUOP_SLL" 0 4 26, C4<0001>;
P_0x5f859ca64910 .param/l "ALUOP_SRA" 0 4 27, C4<0010>;
P_0x5f859ca64950 .param/l "ALUOP_SRL" 0 4 25, C4<0000>;
P_0x5f859ca64990 .param/l "ALUOP_SUB" 0 4 23, C4<0101>;
P_0x5f859ca649d0 .param/l "ALUOP_XOR" 0 4 21, C4<1100>;
P_0x5f859ca64a10 .param/l "alu_op_width" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x5f859ca64a50 .param/l "op_width" 0 4 5, +C4<00000000000000000000000000100000>;
L_0x7ec6fe46c0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f859ca59970_0 .net/2u *"_ivl_0", 31 0, L_0x7ec6fe46c0a8;  1 drivers
L_0x7ec6fe46c0f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5f859ca83900_0 .net "alu_op", 3 0, L_0x7ec6fe46c0f0;  1 drivers
v0x5f859ca839e0_0 .net "op1", 31 0, v0x5f859ca84fc0_0;  alias, 1 drivers
v0x5f859ca83aa0_0 .net "op2", 31 0, v0x5f859ca85b40_0;  alias, 1 drivers
v0x5f859ca83b80_0 .var "ovf", 0 0;
v0x5f859ca83c90_0 .var "result", 31 0;
v0x5f859ca83d70_0 .net "zero", 0 0, L_0x5f859ca96250;  alias, 1 drivers
E_0x5f859ca4c5c0 .event edge, v0x5f859ca83900_0, v0x5f859ca839e0_0, v0x5f859ca83aa0_0, v0x5f859ca83c90_0;
L_0x5f859ca96250 .cmp/eq 32, v0x5f859ca83c90_0, L_0x7ec6fe46c0a8;
S_0x5f859ca83ef0 .scope module, "alu_mul" "alu" 3 21, 4 4 0, S_0x5f859ca59710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "ovf";
P_0x5f859ca840f0 .param/l "ALUOP_ADD" 0 4 22, C4<0100>;
P_0x5f859ca84130 .param/l "ALUOP_AND" 0 4 17, C4<1000>;
P_0x5f859ca84170 .param/l "ALUOP_MUL" 0 4 24, C4<0110>;
P_0x5f859ca841b0 .param/l "ALUOP_NAND" 0 4 20, C4<1011>;
P_0x5f859ca841f0 .param/l "ALUOP_NOR" 0 4 19, C4<1010>;
P_0x5f859ca84230 .param/l "ALUOP_OR" 0 4 18, C4<1001>;
P_0x5f859ca84270 .param/l "ALUOP_SLA" 0 4 28, C4<0011>;
P_0x5f859ca842b0 .param/l "ALUOP_SLL" 0 4 26, C4<0001>;
P_0x5f859ca842f0 .param/l "ALUOP_SRA" 0 4 27, C4<0010>;
P_0x5f859ca84330 .param/l "ALUOP_SRL" 0 4 25, C4<0000>;
P_0x5f859ca84370 .param/l "ALUOP_SUB" 0 4 23, C4<0101>;
P_0x5f859ca843b0 .param/l "ALUOP_XOR" 0 4 21, C4<1100>;
P_0x5f859ca843f0 .param/l "alu_op_width" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x5f859ca84430 .param/l "op_width" 0 4 5, +C4<00000000000000000000000000100000>;
L_0x7ec6fe46c018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f859ca84b30_0 .net/2u *"_ivl_0", 31 0, L_0x7ec6fe46c018;  1 drivers
L_0x7ec6fe46c060 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5f859ca84c30_0 .net "alu_op", 3 0, L_0x7ec6fe46c060;  1 drivers
v0x5f859ca84d10_0 .net "op1", 31 0, v0x5f859ca85950_0;  alias, 1 drivers
v0x5f859ca84dd0_0 .net "op2", 31 0, v0x5f859ca85a30_0;  alias, 1 drivers
v0x5f859ca84eb0_0 .var "ovf", 0 0;
v0x5f859ca84fc0_0 .var "result", 31 0;
v0x5f859ca85080_0 .net "zero", 0 0, L_0x5f859ca96160;  alias, 1 drivers
E_0x5f859ca369b0 .event edge, v0x5f859ca84c30_0, v0x5f859ca84d10_0, v0x5f859ca84dd0_0, v0x5f859ca839e0_0;
L_0x5f859ca96160 .cmp/eq 32, v0x5f859ca84fc0_0, L_0x7ec6fe46c018;
    .scope S_0x5f859ca83ef0;
T_0 ;
    %wait E_0x5f859ca369b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f859ca84eb0_0, 0, 1;
    %load/vec4 v0x5f859ca84c30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f859ca84eb0_0, 0, 1;
    %jmp T_0.13;
T_0.0 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %and;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.1 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %or;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %or;
    %inv;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.3 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %and;
    %inv;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.4 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %xor;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.5 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %add;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %load/vec4 v0x5f859ca84d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca84dd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f859ca84fc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca84d10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5f859ca84eb0_0, 0, 1;
    %jmp T_0.13;
T_0.6 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %sub;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %load/vec4 v0x5f859ca84d10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca84dd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5f859ca84fc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca84d10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5f859ca84eb0_0, 0, 1;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %mul;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %load/vec4 v0x5f859ca84d10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5f859ca84fc0_0;
    %load/vec4 v0x5f859ca84d10_0;
    %div/s;
    %load/vec4 v0x5f859ca84dd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f859ca84eb0_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f859ca84eb0_0, 0, 1;
T_0.15 ;
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x5f859ca84d10_0;
    %load/vec4 v0x5f859ca84dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f859ca84fc0_0, 0, 32;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5f859ca56370;
T_1 ;
    %wait E_0x5f859ca4c5c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f859ca83b80_0, 0, 1;
    %load/vec4 v0x5f859ca83900_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f859ca83b80_0, 0, 1;
    %jmp T_1.13;
T_1.0 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %and;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %or;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %or;
    %inv;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %and;
    %inv;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %xor;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %add;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %load/vec4 v0x5f859ca839e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca83aa0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5f859ca83c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca839e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5f859ca83b80_0, 0, 1;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %sub;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %load/vec4 v0x5f859ca839e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca83aa0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5f859ca83c90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5f859ca839e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5f859ca83b80_0, 0, 1;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %mul;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %load/vec4 v0x5f859ca839e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5f859ca83c90_0;
    %load/vec4 v0x5f859ca839e0_0;
    %div/s;
    %load/vec4 v0x5f859ca83aa0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f859ca83b80_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f859ca83b80_0, 0, 1;
T_1.15 ;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v0x5f859ca839e0_0;
    %load/vec4 v0x5f859ca83aa0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f859ca83c90_0, 0, 32;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5f859ca59580;
T_2 ;
    %vpi_call 2 26 "$dumpfile", "mac_unit_simulation.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f859ca59580 {0 0 0};
    %vpi_call 2 29 "$display", "--- Starting MAC Unit Test ---" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5f859ca85950_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5f859ca85a30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f859ca85b40_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5f859ca85950_0;
    %load/vec4 v0x5f859ca85a30_0;
    %load/vec4 v0x5f859ca85b40_0;
    %load/vec4 v0x5f859ca85e60_0;
    %vpi_call 2 34 "$display", "Test 1: (%d * %d) + %d = %d | Zero_mul: %b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v0x5f859ca86060_0 {4 0 0};
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x5f859ca85950_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f859ca85a30_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5f859ca85b40_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5f859ca85950_0;
    %load/vec4 v0x5f859ca85a30_0;
    %load/vec4 v0x5f859ca85b40_0;
    %load/vec4 v0x5f859ca85e60_0;
    %vpi_call 2 40 "$display", "Test 2: (%d * %d) + %d = %d | Zero_mul: %b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v0x5f859ca86060_0 {4 0 0};
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x5f859ca85950_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5f859ca85a30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f859ca85b40_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5f859ca85950_0;
    %load/vec4 v0x5f859ca85a30_0;
    %load/vec4 v0x5f859ca85b40_0;
    %load/vec4 v0x5f859ca85e60_0;
    %vpi_call 2 46 "$display", "Test 3: (%d * %d) + %d = %d | Ovf_mul: %b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v0x5f859ca85d20_0 {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f859ca85950_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x5f859ca85a30_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x5f859ca85b40_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x5f859ca85950_0;
    %load/vec4 v0x5f859ca85a30_0;
    %load/vec4 v0x5f859ca85b40_0;
    %load/vec4 v0x5f859ca85e60_0;
    %vpi_call 2 52 "$display", "Test 4: (%d * %d) + %d = %d | Zero_mul: %b", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32>, v0x5f859ca86060_0 {4 0 0};
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "--- MAC Unit Test Completed ---" {0 0 0};
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mac_unit_tb.v";
    "mac_unit.v";
    "./../ex1/alu.v";
