 
****************************************
Report : design
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Wed Apr 23 22:21:08 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32lvt_ss0p95v125c (File: /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/DBs/saed32lvt_ss0p95v125c.db)

Local Link Library:

    {/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/DBs/saed32lvt_ss0p95v125c.db, /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/DBs/saed32lvt_ss0p95v125c.db, /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/DBs/saed32rvt_ss0p95v125c.db, /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/DBs/saed32hvt_ss0p75v125c.db, /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/DBs/saed32sramlp_ss0p95v125c_i0p95v.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ss0p95v125c
    Library : saed32lvt_ss0p95v125c
    Process :   0.99
    Temperature : 125.00
    Voltage :   0.95
    Interconnect Model : best_case_tree

Wire Loading Model:

    No wire loading used.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
