xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Software/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Software/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Software/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_2048x512_8192x128.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/ram_2048x512_8192x128/sim/ram_2048x512_8192x128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
