$date
	Thu Jul 30 15:49:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LAB04_POS $end
$var wire 1 ! NA $end
$var wire 1 " NB $end
$var wire 1 # NC $end
$var wire 1 $ ND $end
$var wire 1 % out $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$var wire 1 - w8 $end
$var wire 1 . w9 $end
$var reg 1 / A $end
$var reg 1 0 B $end
$var reg 1 1 C $end
$var reg 1 2 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#2
0%
0&
0$
12
#3
1%
1$
1&
0#
02
11
#4
0$
12
#5
0%
1$
1(
0'
1#
0"
02
01
10
#6
0(
1'
0$
12
#7
1%
1$
1(
0#
02
11
#8
0$
12
#9
1%
1$
1#
1*
1)
1"
0!
02
01
00
1/
#10
0%
0)
0$
12
#11
1%
1$
1)
0#
02
11
#12
0%
0*
0$
12
#13
1$
1,
0+
1#
1*
0"
02
01
10
#14
0,
1+
0$
12
#15
0-
1$
1,
0#
02
11
#16
0.
1-
0$
12
#17
