// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read14,
        b_p_read,
        p_read8,
        p_read9,
        p_read10,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_1139_p_din0,
        grp_fu_1139_p_din1,
        grp_fu_1139_p_opcode,
        grp_fu_1139_p_dout0,
        grp_fu_1139_p_ce,
        grp_fu_1143_p_din0,
        grp_fu_1143_p_din1,
        grp_fu_1143_p_opcode,
        grp_fu_1143_p_dout0,
        grp_fu_1143_p_ce,
        grp_fu_1191_p_din0,
        grp_fu_1191_p_din1,
        grp_fu_1191_p_opcode,
        grp_fu_1191_p_dout0,
        grp_fu_1191_p_ce,
        grp_fu_1197_p_din0,
        grp_fu_1197_p_din1,
        grp_fu_1197_p_opcode,
        grp_fu_1197_p_dout0,
        grp_fu_1197_p_ce
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read14;
input  [31:0] b_p_read;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_1139_p_din0;
output  [31:0] grp_fu_1139_p_din1;
output  [1:0] grp_fu_1139_p_opcode;
input  [31:0] grp_fu_1139_p_dout0;
output   grp_fu_1139_p_ce;
output  [31:0] grp_fu_1143_p_din0;
output  [31:0] grp_fu_1143_p_din1;
output  [1:0] grp_fu_1143_p_opcode;
input  [31:0] grp_fu_1143_p_dout0;
output   grp_fu_1143_p_ce;
output  [31:0] grp_fu_1191_p_din0;
output  [31:0] grp_fu_1191_p_din1;
output  [4:0] grp_fu_1191_p_opcode;
input  [0:0] grp_fu_1191_p_dout0;
output   grp_fu_1191_p_ce;
output  [31:0] grp_fu_1197_p_din0;
output  [31:0] grp_fu_1197_p_din1;
output  [4:0] grp_fu_1197_p_opcode;
input  [0:0] grp_fu_1197_p_dout0;
output   grp_fu_1197_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] c_p_fu_279_p1;
reg   [31:0] c_p_reg_872;
wire   [0:0] icmp_ln22_fu_283_p2;
reg   [0:0] icmp_ln22_reg_884;
wire   [31:0] bitcast_ln22_fu_289_p1;
wire   [0:0] and_ln22_fu_330_p2;
reg   [0:0] and_ln22_reg_893;
wire    ap_CS_fsm_state2;
wire   [31:0] bitcast_ln22_1_fu_336_p1;
wire   [0:0] and_ln22_1_fu_377_p2;
reg   [0:0] and_ln22_1_reg_902;
wire    ap_CS_fsm_state3;
wire   [31:0] bitcast_ln22_2_fu_383_p1;
wire   [0:0] and_ln22_2_fu_424_p2;
reg   [0:0] and_ln22_2_reg_911;
wire    ap_CS_fsm_state4;
wire   [0:0] and_ln22_4_fu_476_p2;
reg   [0:0] and_ln22_4_reg_915;
wire    ap_CS_fsm_state5;
wire   [0:0] and_ln80_fu_564_p2;
reg   [0:0] and_ln80_reg_919;
wire    ap_CS_fsm_state6;
wire   [31:0] diff_p_fu_570_p2;
reg   [31:0] diff_p_reg_923;
wire   [0:0] icmp_ln86_fu_574_p2;
reg   [0:0] icmp_ln86_reg_927;
wire   [0:0] icmp_ln89_fu_580_p2;
reg   [0:0] icmp_ln89_reg_931;
wire   [0:0] tmp_11_fu_586_p3;
reg   [0:0] tmp_11_reg_935;
wire   [31:0] bitcast_ln64_fu_594_p1;
reg   [31:0] bitcast_ln64_reg_939;
wire   [31:0] bitcast_ln51_fu_605_p1;
reg   [31:0] bitcast_ln51_reg_950;
wire    ap_CS_fsm_state7;
wire   [31:0] bitcast_ln51_1_fu_609_p1;
reg   [31:0] bitcast_ln51_1_reg_956;
reg   [31:0] add12_i1_reg_962;
wire    ap_CS_fsm_state11;
reg   [31:0] add_i1_reg_967;
wire    ap_CS_fsm_state16;
reg   [31:0] add7_i1_reg_972;
reg   [31:0] add17_i1_reg_977;
wire    ap_CS_fsm_state20;
reg   [31:0] add22_i1_reg_985;
wire    ap_CS_fsm_state21;
reg   [31:0] add27_i1_reg_994;
wire   [31:0] c_p_2_fu_695_p2;
wire    ap_CS_fsm_state24;
wire   [31:0] select_ln38_fu_746_p3;
wire    ap_CS_fsm_state25;
wire   [31:0] select_ln38_4_fu_752_p3;
wire   [31:0] select_ln38_5_fu_759_p3;
reg   [31:0] add_i_reg_1030;
wire    ap_CS_fsm_state28;
wire   [31:0] bitcast_ln56_fu_767_p1;
wire    ap_CS_fsm_state29;
reg   [31:0] storemerge_reg_1040;
wire    ap_CS_fsm_state33;
wire   [31:0] bitcast_ln87_fu_795_p1;
wire    ap_CS_fsm_state35;
wire   [31:0] bitcast_ln87_1_fu_799_p1;
wire   [31:0] bitcast_ln87_2_fu_803_p1;
wire   [31:0] bitcast_ln81_fu_807_p1;
wire    ap_CS_fsm_state36;
wire   [31:0] bitcast_ln81_1_fu_811_p1;
wire   [31:0] bitcast_ln81_2_fu_815_p1;
reg   [31:0] bitcast_ln56_pn_reg_110;
wire   [0:0] icmp_ln53_fu_599_p2;
reg   [31:0] agg_result_1_1_0_reg_120;
reg   [31:0] ap_phi_mux_this_num_0_write_assign_phi_fu_132_p20;
reg   [31:0] this_num_0_write_assign_reg_129;
wire    ap_CS_fsm_state22;
wire   [0:0] and_ln27_fu_648_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state34;
reg   [31:0] ap_phi_mux_this_num_1_write_assign_phi_fu_157_p20;
reg   [31:0] this_num_1_write_assign_reg_154;
reg   [31:0] ap_phi_mux_this_num_2_write_assign_phi_fu_184_p20;
reg   [31:0] this_num_2_write_assign_reg_180;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_210_p20;
reg   [31:0] this_p_write_assign_reg_207;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state30;
reg   [31:0] grp_fu_236_p1;
reg   [31:0] grp_fu_241_p0;
wire    ap_CS_fsm_state23;
wire   [31:0] grp_fu_251_p4;
wire   [7:0] tmp_fu_294_p4;
wire   [22:0] trunc_ln22_1_fu_303_p4;
wire   [0:0] icmp_ln22_2_fu_318_p2;
wire   [0:0] icmp_ln22_1_fu_312_p2;
wire   [0:0] or_ln22_fu_324_p2;
wire   [31:0] grp_fu_261_p4;
wire   [7:0] tmp_9_fu_341_p4;
wire   [22:0] trunc_ln22_3_fu_350_p4;
wire   [0:0] icmp_ln22_5_fu_365_p2;
wire   [0:0] icmp_ln22_3_fu_359_p2;
wire   [0:0] or_ln22_1_fu_371_p2;
wire   [31:0] grp_fu_270_p4;
wire   [7:0] tmp_2_fu_388_p4;
wire   [22:0] trunc_ln22_5_fu_397_p4;
wire   [0:0] icmp_ln22_7_fu_412_p2;
wire   [0:0] icmp_ln22_6_fu_406_p2;
wire   [0:0] or_ln22_2_fu_418_p2;
wire   [31:0] bitcast_ln22_3_fu_435_p1;
wire   [7:0] tmp_4_fu_438_p4;
wire   [22:0] trunc_ln22_6_fu_448_p1;
wire   [0:0] icmp_ln22_9_fu_458_p2;
wire   [0:0] icmp_ln22_8_fu_452_p2;
wire   [0:0] or_ln22_3_fu_464_p2;
wire   [0:0] and_ln22_3_fu_470_p2;
wire   [0:0] icmp_ln22_4_fu_430_p2;
wire   [31:0] bitcast_ln80_fu_482_p1;
wire   [7:0] tmp_6_fu_485_p4;
wire   [22:0] trunc_ln80_fu_495_p1;
wire   [0:0] icmp_ln80_1_fu_505_p2;
wire   [0:0] icmp_ln80_fu_499_p2;
wire   [0:0] or_ln80_fu_511_p2;
wire   [31:0] bitcast_ln22_4_fu_523_p1;
wire   [7:0] tmp_8_fu_526_p4;
wire   [22:0] trunc_ln22_7_fu_536_p1;
wire   [0:0] icmp_ln22_11_fu_546_p2;
wire   [0:0] icmp_ln22_10_fu_540_p2;
wire   [0:0] or_ln22_4_fu_552_p2;
wire   [0:0] and_ln80_1_fu_517_p2;
wire   [0:0] and_ln22_5_fu_558_p2;
wire   [31:0] bitcast_ln27_fu_613_p1;
wire   [7:0] tmp_12_fu_616_p4;
wire   [22:0] trunc_ln27_fu_626_p1;
wire   [0:0] icmp_ln27_2_fu_636_p2;
wire   [0:0] icmp_ln27_fu_630_p2;
wire   [0:0] or_ln27_fu_642_p2;
wire   [31:0] bitcast_ln30_fu_654_p1;
wire   [7:0] tmp_14_fu_657_p4;
wire   [22:0] trunc_ln30_fu_667_p1;
wire   [0:0] icmp_ln30_2_fu_677_p2;
wire   [0:0] icmp_ln30_fu_671_p2;
wire   [0:0] or_ln30_fu_683_p2;
wire   [31:0] bitcast_ln38_fu_700_p1;
wire   [7:0] tmp_16_fu_703_p4;
wire   [22:0] trunc_ln38_fu_713_p1;
wire   [0:0] icmp_ln38_2_fu_723_p2;
wire   [0:0] icmp_ln38_fu_717_p2;
wire   [0:0] or_ln38_fu_729_p2;
wire   [0:0] and_ln38_fu_735_p2;
wire   [31:0] c_p_1_fu_741_p2;
wire   [0:0] and_ln30_fu_689_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [35:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_210_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_132_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_157_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_184_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        agg_result_1_1_0_reg_120 <= add_i_reg_1030;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_599_p2 == 1'd1) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln53_fu_599_p2 == 1'd1) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
        agg_result_1_1_0_reg_120 <= p_read9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        bitcast_ln56_pn_reg_110 <= bitcast_ln56_fu_767_p1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_599_p2 == 1'd1) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln53_fu_599_p2 == 1'd1) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
        bitcast_ln56_pn_reg_110 <= bitcast_ln64_fu_594_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        this_num_0_write_assign_reg_129 <= bitcast_ln81_fu_807_p1;
    end else if ((((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915)))) | ((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2)))) | ((1'd1 == and_ln22_reg_893) & (1'd1 == and_ln22_2_fu_424_p2) & (1'd1 == and_ln22_1_reg_902) & (icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_0_write_assign_reg_129 <= p_read8;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        this_num_0_write_assign_reg_129 <= bitcast_ln87_fu_795_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_num_0_write_assign_reg_129 <= select_ln38_fu_746_p3;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12))) begin
        this_num_0_write_assign_reg_129 <= bitcast_ln64_reg_939;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_num_0_write_assign_reg_129 <= add22_i1_reg_985;
    end else if (((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln27_fu_648_p2))) begin
        this_num_0_write_assign_reg_129 <= add17_i1_reg_977;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2)))) | ((1'd1 == and_ln22_reg_893) & (1'd1 == and_ln22_2_fu_424_p2) & (1'd1 == and_ln22_1_reg_902) & (icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_1_write_assign_reg_154 <= p_read9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        this_num_1_write_assign_reg_154 <= bitcast_ln81_1_fu_811_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915))))) begin
        this_num_1_write_assign_reg_154 <= agg_result_1_1_0_reg_120;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        this_num_1_write_assign_reg_154 <= bitcast_ln87_1_fu_799_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_num_1_write_assign_reg_154 <= add_i1_reg_967;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        this_num_1_write_assign_reg_154 <= bitcast_ln51_reg_950;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_num_1_write_assign_reg_154 <= add27_i1_reg_994;
    end else if (((1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln27_fu_648_p2)))) begin
        this_num_1_write_assign_reg_154 <= add22_i1_reg_985;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2)))) | ((1'd1 == and_ln22_reg_893) & (1'd1 == and_ln22_2_fu_424_p2) & (1'd1 == and_ln22_1_reg_902) & (icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_2_write_assign_reg_180 <= p_read10;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        this_num_2_write_assign_reg_180 <= bitcast_ln81_2_fu_815_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915))))) begin
        this_num_2_write_assign_reg_180 <= storemerge_reg_1040;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        this_num_2_write_assign_reg_180 <= bitcast_ln87_2_fu_803_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_num_2_write_assign_reg_180 <= select_ln38_4_fu_752_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_num_2_write_assign_reg_180 <= add7_i1_reg_972;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        this_num_2_write_assign_reg_180 <= add12_i1_reg_962;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_num_2_write_assign_reg_180 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln27_fu_648_p2))) begin
        this_num_2_write_assign_reg_180 <= add27_i1_reg_994;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915)))) | ((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2)))) | ((1'd1 == and_ln22_reg_893) & (1'd1 == and_ln22_2_fu_424_p2) & (1'd1 == and_ln22_1_reg_902) & (icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_p_write_assign_reg_207 <= b_p_read;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_p_write_assign_reg_207 <= select_ln38_5_fu_759_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        this_p_write_assign_reg_207 <= c_p_2_fu_695_p2;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln27_fu_648_p2)))) begin
        this_p_write_assign_reg_207 <= c_p_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add12_i1_reg_962 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add17_i1_reg_977 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add22_i1_reg_985 <= grp_fu_1139_p_dout0;
        add27_i1_reg_994 <= grp_fu_1143_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add7_i1_reg_972 <= grp_fu_1143_p_dout0;
        add_i1_reg_967 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_i_reg_1030 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln22_1_reg_902 <= and_ln22_1_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln22_reg_893) & (1'd1 == and_ln22_1_reg_902) & (icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln22_2_reg_911 <= and_ln22_2_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln22_4_reg_915 <= and_ln22_4_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln22_reg_893 <= and_ln22_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln22_4_reg_915) & (1'b1 == ap_CS_fsm_state6))) begin
        and_ln80_reg_919 <= and_ln80_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        bitcast_ln51_1_reg_956 <= bitcast_ln51_1_fu_609_p1;
        bitcast_ln51_reg_950 <= bitcast_ln51_fu_605_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
        bitcast_ln64_reg_939 <= bitcast_ln64_fu_594_p1;
        tmp_11_reg_935 <= diff_p_fu_570_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        c_p_reg_872 <= c_p_fu_279_p1;
        icmp_ln22_reg_884 <= icmp_ln22_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((1'd0 == and_ln80_fu_564_p2) | (1'd0 == and_ln22_4_reg_915)))) begin
        diff_p_reg_923 <= diff_p_fu_570_p2;
        icmp_ln86_reg_927 <= icmp_ln86_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
        icmp_ln89_reg_931 <= icmp_ln89_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        storemerge_reg_1040 <= grp_fu_1139_p_dout0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915))))) begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_132_p20 = p_read8;
    end else begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_132_p20 = this_num_0_write_assign_reg_129;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915))))) begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_157_p20 = agg_result_1_1_0_reg_120;
    end else begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_157_p20 = this_num_1_write_assign_reg_154;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915))))) begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_184_p20 = storemerge_reg_1040;
    end else begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_184_p20 = this_num_2_write_assign_reg_180;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (((((((((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_2_reg_911)) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_2_reg_911))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915) & (1'd0 == and_ln22_1_reg_902))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln80_reg_919))) | ((tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_reg_893) & (1'd0 == and_ln22_4_reg_915))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln80_reg_919))) | ((icmp_ln22_reg_884 == 1'd0) & (tmp_11_reg_935 == 1'd1) & (icmp_ln89_reg_931 == 1'd0) & (icmp_ln86_reg_927 == 1'd0) & (1'd0 == and_ln22_4_reg_915))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_210_p20 = b_p_read;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_210_p20 = this_p_write_assign_reg_207;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_210_p20;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_return_1 = ap_phi_mux_this_num_0_write_assign_phi_fu_132_p20;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_return_2 = ap_phi_mux_this_num_1_write_assign_phi_fu_157_p20;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_return_3 = ap_phi_mux_this_num_2_write_assign_phi_fu_184_p20;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_232_p0 = bitcast_ln56_pn_reg_110;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_232_p0 = bitcast_ln51_reg_950;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_232_p0 = bitcast_ln51_1_reg_956;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_232_p0 = bitcast_ln64_reg_939;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_232_p0 = bitcast_ln64_fu_594_p1;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_232_p1 = p_read10;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_232_p1 = p_read8;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_232_p1 = p_read9;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_236_p1 = p_read10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_236_p1 = p_read9;
    end else begin
        grp_fu_236_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_241_p0 = add27_i1_reg_994;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_241_p0 = add22_i1_reg_985;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_241_p0 = add17_i1_reg_977;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_241_p0 = p_read9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_241_p0 = p_read8;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_241_p0 = bitcast_ln22_2_fu_383_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_241_p0 = bitcast_ln22_1_fu_336_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_241_p0 = bitcast_ln22_fu_289_p1;
    end else begin
        grp_fu_241_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln22_reg_884 == 1'd0) | (1'd0 == and_ln22_fu_330_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln22_reg_893) & (1'd1 == and_ln22_2_fu_424_p2) & (1'd1 == and_ln22_1_reg_902) & (icmp_ln22_reg_884 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_599_p2 == 1'd1) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln53_fu_599_p2 == 1'd1) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_599_p2 == 1'd0) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln53_fu_599_p2 == 1'd0) & (tmp_11_fu_586_p3 == 1'd1) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((tmp_11_fu_586_p3 == 1'd0) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((tmp_11_fu_586_p3 == 1'd0) & (icmp_ln89_fu_580_p2 == 1'd0) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln89_fu_580_p2 == 1'd1) & (icmp_ln86_fu_574_p2 == 1'd0) & (1'd0 == and_ln80_fu_564_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln86_fu_574_p2 == 1'd1) & (1'd0 == and_ln22_4_reg_915)) | ((icmp_ln86_fu_574_p2 == 1'd1) & (1'd0 == and_ln80_fu_564_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~(diff_p_reg_923 == 32'd1) & ~(diff_p_reg_923 == 32'd2) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((1'b1 == ap_CS_fsm_state7) & (diff_p_reg_923 == 32'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (1'd0 == and_ln27_fu_648_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'd1 == and_ln30_fu_689_p2) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln22_1_fu_377_p2 = (or_ln22_1_fu_371_p2 & grp_fu_1191_p_dout0);

assign and_ln22_2_fu_424_p2 = (or_ln22_2_fu_418_p2 & grp_fu_1191_p_dout0);

assign and_ln22_3_fu_470_p2 = (or_ln22_3_fu_464_p2 & grp_fu_1191_p_dout0);

assign and_ln22_4_fu_476_p2 = (icmp_ln22_4_fu_430_p2 & and_ln22_3_fu_470_p2);

assign and_ln22_5_fu_558_p2 = (or_ln22_4_fu_552_p2 & grp_fu_1197_p_dout0);

assign and_ln22_fu_330_p2 = (or_ln22_fu_324_p2 & grp_fu_1191_p_dout0);

assign and_ln27_fu_648_p2 = (or_ln27_fu_642_p2 & grp_fu_1191_p_dout0);

assign and_ln30_fu_689_p2 = (or_ln30_fu_683_p2 & grp_fu_1191_p_dout0);

assign and_ln38_fu_735_p2 = (or_ln38_fu_729_p2 & grp_fu_1191_p_dout0);

assign and_ln80_1_fu_517_p2 = (or_ln80_fu_511_p2 & grp_fu_1191_p_dout0);

assign and_ln80_fu_564_p2 = (and_ln80_1_fu_517_p2 & and_ln22_5_fu_558_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign bitcast_ln22_1_fu_336_p1 = grp_fu_261_p4;

assign bitcast_ln22_2_fu_383_p1 = grp_fu_270_p4;

assign bitcast_ln22_3_fu_435_p1 = p_read8;

assign bitcast_ln22_4_fu_523_p1 = p_read10;

assign bitcast_ln22_fu_289_p1 = grp_fu_251_p4;

assign bitcast_ln27_fu_613_p1 = add17_i1_reg_977;

assign bitcast_ln30_fu_654_p1 = add22_i1_reg_985;

assign bitcast_ln38_fu_700_p1 = add27_i1_reg_994;

assign bitcast_ln51_1_fu_609_p1 = grp_fu_270_p4;

assign bitcast_ln51_fu_605_p1 = grp_fu_261_p4;

assign bitcast_ln56_fu_767_p1 = grp_fu_261_p4;

assign bitcast_ln64_fu_594_p1 = grp_fu_251_p4;

assign bitcast_ln80_fu_482_p1 = p_read9;

assign bitcast_ln81_1_fu_811_p1 = grp_fu_261_p4;

assign bitcast_ln81_2_fu_815_p1 = grp_fu_270_p4;

assign bitcast_ln81_fu_807_p1 = grp_fu_251_p4;

assign bitcast_ln87_1_fu_799_p1 = grp_fu_261_p4;

assign bitcast_ln87_2_fu_803_p1 = grp_fu_270_p4;

assign bitcast_ln87_fu_795_p1 = grp_fu_251_p4;

assign c_p_1_fu_741_p2 = ($signed(c_p_reg_872) + $signed(32'd4294967294));

assign c_p_2_fu_695_p2 = ($signed(c_p_reg_872) + $signed(32'd4294967295));

assign c_p_fu_279_p1 = p_read14[31:0];

assign diff_p_fu_570_p2 = (c_p_reg_872 - b_p_read);

assign grp_fu_1139_p_ce = 1'b1;

assign grp_fu_1139_p_din0 = grp_fu_232_p0;

assign grp_fu_1139_p_din1 = grp_fu_232_p1;

assign grp_fu_1139_p_opcode = 2'd0;

assign grp_fu_1143_p_ce = 1'b1;

assign grp_fu_1143_p_din0 = bitcast_ln51_1_reg_956;

assign grp_fu_1143_p_din1 = grp_fu_236_p1;

assign grp_fu_1143_p_opcode = 2'd0;

assign grp_fu_1191_p_ce = 1'b1;

assign grp_fu_1191_p_din0 = grp_fu_241_p0;

assign grp_fu_1191_p_din1 = 32'd0;

assign grp_fu_1191_p_opcode = 5'd1;

assign grp_fu_1197_p_ce = 1'b1;

assign grp_fu_1197_p_din0 = p_read10;

assign grp_fu_1197_p_din1 = 32'd0;

assign grp_fu_1197_p_opcode = 5'd1;

assign grp_fu_251_p4 = {{p_read14[63:32]}};

assign grp_fu_261_p4 = {{p_read14[95:64]}};

assign grp_fu_270_p4 = {{p_read14[127:96]}};

assign icmp_ln22_10_fu_540_p2 = ((tmp_8_fu_526_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_11_fu_546_p2 = ((trunc_ln22_7_fu_536_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_1_fu_312_p2 = ((tmp_fu_294_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_2_fu_318_p2 = ((trunc_ln22_1_fu_303_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_3_fu_359_p2 = ((tmp_9_fu_341_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_4_fu_430_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_5_fu_365_p2 = ((trunc_ln22_3_fu_350_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_6_fu_406_p2 = ((tmp_2_fu_388_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_7_fu_412_p2 = ((trunc_ln22_5_fu_397_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_8_fu_452_p2 = ((tmp_4_fu_438_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_9_fu_458_p2 = ((trunc_ln22_6_fu_448_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_283_p2 = ((c_p_fu_279_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_2_fu_636_p2 = ((trunc_ln27_fu_626_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_630_p2 = ((tmp_12_fu_616_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln30_2_fu_677_p2 = ((trunc_ln30_fu_667_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_671_p2 = ((tmp_14_fu_657_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln38_2_fu_723_p2 = ((trunc_ln38_fu_713_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_717_p2 = ((tmp_16_fu_703_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_599_p2 = ((diff_p_fu_570_p2 == 32'd4294967294) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_505_p2 = ((trunc_ln80_fu_495_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_499_p2 = ((tmp_6_fu_485_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_574_p2 = (($signed(diff_p_fu_570_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_580_p2 = (($signed(diff_p_fu_570_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign or_ln22_1_fu_371_p2 = (icmp_ln22_5_fu_365_p2 | icmp_ln22_3_fu_359_p2);

assign or_ln22_2_fu_418_p2 = (icmp_ln22_7_fu_412_p2 | icmp_ln22_6_fu_406_p2);

assign or_ln22_3_fu_464_p2 = (icmp_ln22_9_fu_458_p2 | icmp_ln22_8_fu_452_p2);

assign or_ln22_4_fu_552_p2 = (icmp_ln22_11_fu_546_p2 | icmp_ln22_10_fu_540_p2);

assign or_ln22_fu_324_p2 = (icmp_ln22_2_fu_318_p2 | icmp_ln22_1_fu_312_p2);

assign or_ln27_fu_642_p2 = (icmp_ln27_fu_630_p2 | icmp_ln27_2_fu_636_p2);

assign or_ln30_fu_683_p2 = (icmp_ln30_fu_671_p2 | icmp_ln30_2_fu_677_p2);

assign or_ln38_fu_729_p2 = (icmp_ln38_fu_717_p2 | icmp_ln38_2_fu_723_p2);

assign or_ln80_fu_511_p2 = (icmp_ln80_fu_499_p2 | icmp_ln80_1_fu_505_p2);

assign select_ln38_4_fu_752_p3 = ((and_ln38_fu_735_p2[0:0] == 1'b1) ? add27_i1_reg_994 : 32'd0);

assign select_ln38_5_fu_759_p3 = ((and_ln38_fu_735_p2[0:0] == 1'b1) ? 32'd0 : c_p_1_fu_741_p2);

assign select_ln38_fu_746_p3 = ((and_ln38_fu_735_p2[0:0] == 1'b1) ? add17_i1_reg_977 : add27_i1_reg_994);

assign tmp_11_fu_586_p3 = diff_p_fu_570_p2[32'd31];

assign tmp_12_fu_616_p4 = {{bitcast_ln27_fu_613_p1[30:23]}};

assign tmp_14_fu_657_p4 = {{bitcast_ln30_fu_654_p1[30:23]}};

assign tmp_16_fu_703_p4 = {{bitcast_ln38_fu_700_p1[30:23]}};

assign tmp_2_fu_388_p4 = {{p_read14[126:119]}};

assign tmp_4_fu_438_p4 = {{bitcast_ln22_3_fu_435_p1[30:23]}};

assign tmp_6_fu_485_p4 = {{bitcast_ln80_fu_482_p1[30:23]}};

assign tmp_8_fu_526_p4 = {{bitcast_ln22_4_fu_523_p1[30:23]}};

assign tmp_9_fu_341_p4 = {{p_read14[94:87]}};

assign tmp_fu_294_p4 = {{p_read14[62:55]}};

assign trunc_ln22_1_fu_303_p4 = {{p_read14[54:32]}};

assign trunc_ln22_3_fu_350_p4 = {{p_read14[86:64]}};

assign trunc_ln22_5_fu_397_p4 = {{p_read14[118:96]}};

assign trunc_ln22_6_fu_448_p1 = bitcast_ln22_3_fu_435_p1[22:0];

assign trunc_ln22_7_fu_536_p1 = bitcast_ln22_4_fu_523_p1[22:0];

assign trunc_ln27_fu_626_p1 = bitcast_ln27_fu_613_p1[22:0];

assign trunc_ln30_fu_667_p1 = bitcast_ln30_fu_654_p1[22:0];

assign trunc_ln38_fu_713_p1 = bitcast_ln38_fu_700_p1[22:0];

assign trunc_ln80_fu_495_p1 = bitcast_ln80_fu_482_p1[22:0];

endmodule //ban_interface_operator_1
