Command: report datapath > reports/INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  10:44:17 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness  Inputs  Outputs CellArea Line Col   Filename  
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_732
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_923
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_887
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_728
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_919
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_729
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_920
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_2
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[10].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_2
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_886
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_726
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_917
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_727
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_918
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_3
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[11].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_3
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_885
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_724
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_915
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_725
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_916
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_4
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[12].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_4
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_884
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_722
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_913
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_723
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_914
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_5
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[13].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_5
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_883
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_720
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_911
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_721
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_912
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_6
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[14].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_6
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_882
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_718
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_909
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_719
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_910
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_7
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[15].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_7
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_881
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_716
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_907
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_717
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_908
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_8
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[16].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_8
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_888
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_730
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_921
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_731
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_922
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_1
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_1
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_880
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_714
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_905
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_715
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_906
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_9
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_9
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_879
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_712
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_903
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_713
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_904
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_10
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_10
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_878
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_710
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_901
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_711
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_902
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_11
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_11
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_877
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_708
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_899
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_709
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_900
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_12
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_12
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_876
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_706
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_897
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_707
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_898
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_13
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_13
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_875
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_704
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_895
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_705
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_896
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_14
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_14
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_874
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_702
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_893
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_703
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_894
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_15
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_15
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_873
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_700
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_891
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_701
   very_fast             +       signed     12x12x1  12        150.28                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_892
   slow                  +       signed     14x14x1  14        117.00                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_16
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[9].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_16
   very_fast       csa_and_adder            14x12x16 16        248.56                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 17945.20      72.13 
external muxes       0.00       0.00 
others            6933.16      27.87 
-------------------------------------
total            24878.36     100.00 

