PPA Report for decoder_pipelined
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 20
IO Count: 21
Cell Count: 63

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 725.16 MHz
Reg-to-Reg Critical Path Delay: 1.083 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
