module Data_Mem(
	//entrada 
	input [9:0] A,
	input WE,clk,rst,
	input [31:0] WD,
	//saidas 
	output [31:0] RD
	//output [31:0] x0, x1, x2, x3, x4, x5, x6, x7

);
reg [31:0] ram [1023:0];

 
always @(posedge clk,negedge rst)
	begin
		
		if(rst == 1'b0)
		begin
			
			integer i;
			for(i = 0; i < 32; i = i+1)
				ram[i] <= 32'd0;
			
		end
		
		else if(WE!=1'd0)
		
			begin
			
			ram[A] <= WD;
			
			end
		
	
	end
	assign RD = (A == 10'd0) ? 1023'd0: ram[A];
	//assign rd2 = (ra2 == 5'd0) ? 32'd0: registradores[ra2];
	
	 // saÃ­das para debug
    /*assign x0 = registradores[0][7:0];
    assign x1 = registradores[1][7:0];
    assign x2 = registradores[2][7:0];
    assign x3 = registradores[3][7:0];
    assign x4 = registradores[4][7:0];
    assign x5 = registradores[5][7:0];
    assign x6 = registradores[6][7:0];
    assign x7 = registradores[7][7:0];*/



endmodule
