 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : div
Version: 2003.03
Date   : Mon Apr 11 17:25:05 2005
****************************************

Operating Conditions: 
Wire Load Model Mode: top

  Startpoint: clk_set[1] (input port clocked by clk_1)
  Endpoint: cnt_reg[3] (rising edge-triggered flip-flop clocked by clk_1)
  Path Group: clk_1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  div                05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_1 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  clk_set[1] (in)                          0.00       0.10 r
  U6/Z (NR2P)                              0.21       0.31 f
  U23/Z (ENI)                              0.35       0.66 r
  U34/Z (ENI)                              0.35       1.01 r
  cnt_reg[3]/D (FD2)                       0.00       1.01 r
  data arrival time                                   1.01

  clock clk_1 (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  cnt_reg[3]/CP (FD2)                      0.00       0.10 r
  library hold time                        0.40       0.50
  data required time                                  0.50
  -----------------------------------------------------------
  data required time                                  0.50
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         0.51


1
