<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='78' type='bool llvm::VNInfo::isPHIDef() const'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='89' u='c' c='_ZL18isRematerializableRKN4llvm12LiveIntervalERKNS_13LiveIntervalsERKNS_10VirtRegMapERKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='116' u='c' c='_ZL18isRematerializableRKN4llvm12LiveIntervalERKNS_13LiveIntervalsERKNS_10VirtRegMapERKNS_15TargetInstrInfoE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='74'>/// Returns true if this value is defined by a PHI instruction (or was,
    /// PHI instructions may have been eliminated).
    /// PHI-defs begin at a block boundary, all other defs begin at register or
    /// EC slots.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='413' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller18hoistSpillInsideBBERN4llvm12LiveIntervalERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='515' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller13markValueUsedEPN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='699' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller16reMaterializeAllEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='899' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1033' u='c' c='_ZNK4llvm9LiveRange5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='1335' u='c' c='_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='125' u='c' c='_ZN4llvm16LiveIntervalCalc31constructMainRangeFromSubrangesERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='410' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='529' u='c' c='_ZN4llvm13LiveIntervals17computeDeadValuesERNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='537' u='c' c='_ZN4llvm13LiveIntervals17computeDeadValuesERNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='619' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='859' u='c' c='_ZNK4llvm13LiveIntervals10hasPHIKillERKNS_12LiveIntervalEPKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1367' u='c' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2664' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2775' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2875' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2900' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='825' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1099' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1275' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1618' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2551' u='c' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2636' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2721' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2766' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3007' u='c' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3232' u='c' c='_ZN12_GLOBAL__N_18JoinVals17pruneMainSegmentsERN4llvm12LiveIntervalERb'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='320' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='166' u='c' c='_ZN4llvm13SplitAnalysis11analyzeUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1278' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1294' u='c' c='_ZN4llvm11SplitEditor19extendPHIKillRangesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1425' u='c' c='_ZN4llvm11SplitEditor18deleteRematVictimsEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1447' u='c' c='_ZN4llvm11SplitEditor17forceRecomputeVNIERKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1466' u='c' c='_ZN4llvm11SplitEditor17forceRecomputeVNIERKNS_6VNInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='280' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode8markDefsERKN4llvm12MachineInstrERNS1_9LiveRangeENS1_8RegisterEjcRSt6vectorINS_8WorkItemESaIS9_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='348' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE'/>
