// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_csa_4_bit.h for the primary calling header

#include "Vtb_csa_4_bit__pch.h"
#include "Vtb_csa_4_bit___024root.h"

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_static__TOP(Vtb_csa_4_bit___024root* vlSelf);

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_static(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___eval_static\n"); );
    // Body
    Vtb_csa_4_bit___024root___eval_static__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_static__TOP(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___eval_static__TOP\n"); );
    // Body
    vlSelf->tb_csa_4_bit__DOT__numFailed = 0U;
}

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_final(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_csa_4_bit___024root___dump_triggers__stl(Vtb_csa_4_bit___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtb_csa_4_bit___024root___eval_phase__stl(Vtb_csa_4_bit___024root* vlSelf);

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_settle(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vtb_csa_4_bit___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("src/tb_csa_4_bit.sv", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vtb_csa_4_bit___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_csa_4_bit___024root___dump_triggers__stl(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

void Vtb_csa_4_bit___024root___act_sequent__TOP__0(Vtb_csa_4_bit___024root* vlSelf);

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_stl(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vtb_csa_4_bit___024root___act_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
}

VL_ATTR_COLD void Vtb_csa_4_bit___024root___eval_triggers__stl(Vtb_csa_4_bit___024root* vlSelf);

VL_ATTR_COLD bool Vtb_csa_4_bit___024root___eval_phase__stl(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtb_csa_4_bit___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        Vtb_csa_4_bit___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_csa_4_bit___024root___dump_triggers__act(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_csa_4_bit___024root___dump_triggers__nba(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtb_csa_4_bit___024root___ctor_var_reset(Vtb_csa_4_bit___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_csa_4_bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_csa_4_bit___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->tb_csa_4_bit__DOT__A = VL_RAND_RESET_I(4);
    vlSelf->tb_csa_4_bit__DOT__B = VL_RAND_RESET_I(4);
    vlSelf->tb_csa_4_bit__DOT__C = VL_RAND_RESET_I(4);
    vlSelf->tb_csa_4_bit__DOT__numFailed = 0;
    vlSelf->tb_csa_4_bit__DOT__unnamedblk1__DOT__a = 0;
    vlSelf->tb_csa_4_bit__DOT__unnamedblk1__DOT__unnamedblk2__DOT__b = 0;
    vlSelf->tb_csa_4_bit__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__c = 0;
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__carries = VL_RAND_RESET_I(4);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT____Vcellout__adder3__cout = VL_RAND_RESET_I(1);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__adder0__DOT____VdfgTmp_h37ec92ca__0 = 0;
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__adder1__DOT____VdfgTmp_h37ec92ca__0 = 0;
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__adder2__DOT____VdfgTmp_h37ec92ca__0 = 0;
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__adder3__DOT____VdfgTmp_h37ec92ca__0 = 0;
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__rca__DOT____Vcellinp__adder0__a = VL_RAND_RESET_I(1);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__rca__DOT____Vcellinp__adder1__a = VL_RAND_RESET_I(1);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__rca__DOT____Vcellinp__adder2__cin = VL_RAND_RESET_I(1);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__rca__DOT____Vcellinp__adder2__a = VL_RAND_RESET_I(1);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__rca__DOT____Vcellinp__adder3__cin = VL_RAND_RESET_I(1);
    vlSelf->tb_csa_4_bit__DOT__dut__DOT__rca__DOT____Vcellinp__adder3__a = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
