Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 01:24:13 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_1/CLOCK_r_REG867_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp1p1/add_3853/CLOCK_r_REG476_S70
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_1/CLOCK_r_REG867_S1/CK (DFFR_X1)             0.00       0.00 r
  DP/reg_b_i_1/CLOCK_r_REG867_S1/QN (DFFR_X1)             0.06       0.06 f
  DP/reg_b_i_1/U55/ZN (INV_X1)                            0.04       0.10 r
  DP/reg_b_i_1/Q[5] (reg_N24_15)                          0.00       0.10 r
  DP/MULT_cp1p1/y[5] (mbeDadda_mult_2)                    0.00       0.10 r
  DP/MULT_cp1p1/recoding_block_3/y_tri[0] (r4mbePP_preprocessing_n_bit24_27)
                                                          0.00       0.10 r
  DP/MULT_cp1p1/recoding_block_3/U2/ZN (XNOR2_X1)         0.07       0.17 r
  DP/MULT_cp1p1/recoding_block_3/U11/Z (CLKBUF_X1)        0.05       0.22 r
  DP/MULT_cp1p1/recoding_block_3/U6/ZN (NAND3_X1)         0.04       0.25 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/sel (mux2_n_bit25_54)
                                                          0.00       0.25 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/U3/Z (BUF_X1)      0.05       0.30 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/U11/ZN (AND2_X1)
                                                          0.05       0.35 f
  DP/MULT_cp1p1/recoding_block_3/MUX_0/o[19] (mux2_n_bit25_54)
                                                          0.00       0.35 f
  DP/MULT_cp1p1/recoding_block_3/x_absY[19] (r4mbePP_preprocessing_n_bit24_27)
                                                          0.00       0.35 f
  DP/MULT_cp1p1/bitwiseInverterX_3/dataIn[19] (bitwiseInv_n_bit25_25)
                                                          0.00       0.35 f
  DP/MULT_cp1p1/bitwiseInverterX_3/U24/ZN (XNOR2_X1)      0.06       0.41 f
  DP/MULT_cp1p1/bitwiseInverterX_3/dataOut[19] (bitwiseInv_n_bit25_25)
                                                          0.00       0.41 f
  DP/MULT_cp1p1/lv4_c25_FA_1/i0 (fullAdder_637)           0.00       0.41 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_0/i0 (halfAdder_1275)     0.00       0.41 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_0/U2/Z (XOR2_X1)          0.08       0.49 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_0/s (halfAdder_1275)      0.00       0.49 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_1/i1 (halfAdder_1274)     0.00       0.49 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_1/U1/ZN (AND2_X1)         0.04       0.53 f
  DP/MULT_cp1p1/lv4_c25_FA_1/HA_1/co (halfAdder_1274)     0.00       0.53 f
  DP/MULT_cp1p1/lv4_c25_FA_1/U1/ZN (OR2_X2)               0.05       0.58 f
  DP/MULT_cp1p1/lv4_c25_FA_1/co (fullAdder_637)           0.00       0.58 f
  DP/MULT_cp1p1/lv3_c26_FA_0/i1 (fullAdder_589)           0.00       0.58 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/i1 (halfAdder_1179)     0.00       0.58 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/U2/Z (XOR2_X1)          0.08       0.66 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_0/s (halfAdder_1179)      0.00       0.66 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_1/i1 (halfAdder_1178)     0.00       0.66 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_1/U2/Z (XOR2_X1)          0.07       0.74 f
  DP/MULT_cp1p1/lv3_c26_FA_0/HA_1/s (halfAdder_1178)      0.00       0.74 f
  DP/MULT_cp1p1/lv3_c26_FA_0/s (fullAdder_589)            0.00       0.74 f
  DP/MULT_cp1p1/lv2_c26_FA_1/i0 (fullAdder_530)           0.00       0.74 f
  DP/MULT_cp1p1/lv2_c26_FA_1/HA_0/i0 (halfAdder_1061)     0.00       0.74 f
  DP/MULT_cp1p1/lv2_c26_FA_1/HA_0/U2/Z (XOR2_X1)          0.07       0.81 f
  DP/MULT_cp1p1/lv2_c26_FA_1/HA_0/s (halfAdder_1061)      0.00       0.81 f
  DP/MULT_cp1p1/lv2_c26_FA_1/HA_1/i1 (halfAdder_1060)     0.00       0.81 f
  DP/MULT_cp1p1/lv2_c26_FA_1/HA_1/U2/ZN (AND2_X1)         0.04       0.85 f
  DP/MULT_cp1p1/lv2_c26_FA_1/HA_1/co (halfAdder_1060)     0.00       0.85 f
  DP/MULT_cp1p1/lv2_c26_FA_1/U1/ZN (OR2_X2)               0.05       0.90 f
  DP/MULT_cp1p1/lv2_c26_FA_1/co (fullAdder_530)           0.00       0.90 f
  DP/MULT_cp1p1/lv1_c27_FA_0/i1 (fullAdder_486)           0.00       0.90 f
  DP/MULT_cp1p1/lv1_c27_FA_0/HA_0/i1 (halfAdder_973)      0.00       0.90 f
  DP/MULT_cp1p1/lv1_c27_FA_0/HA_0/U2/Z (XOR2_X1)          0.08       0.98 f
  DP/MULT_cp1p1/lv1_c27_FA_0/HA_0/s (halfAdder_973)       0.00       0.98 f
  DP/MULT_cp1p1/lv1_c27_FA_0/HA_1/i1 (halfAdder_972)      0.00       0.98 f
  DP/MULT_cp1p1/lv1_c27_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.02 f
  DP/MULT_cp1p1/lv1_c27_FA_0/HA_1/co (halfAdder_972)      0.00       1.02 f
  DP/MULT_cp1p1/lv1_c27_FA_0/U1/ZN (OR2_X2)               0.05       1.08 f
  DP/MULT_cp1p1/lv1_c27_FA_0/co (fullAdder_486)           0.00       1.08 f
  DP/MULT_cp1p1/lv0_c28_FA_0/i0 (fullAdder_452)           0.00       1.08 f
  DP/MULT_cp1p1/lv0_c28_FA_0/HA_0/i0 (halfAdder_905)      0.00       1.08 f
  DP/MULT_cp1p1/lv0_c28_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       1.15 f
  DP/MULT_cp1p1/lv0_c28_FA_0/HA_0/s (halfAdder_905)       0.00       1.15 f
  DP/MULT_cp1p1/lv0_c28_FA_0/HA_1/i1 (halfAdder_904)      0.00       1.15 f
  DP/MULT_cp1p1/lv0_c28_FA_0/HA_1/U1/Z (XOR2_X1)          0.07       1.22 f
  DP/MULT_cp1p1/lv0_c28_FA_0/HA_1/s (halfAdder_904)       0.00       1.22 f
  DP/MULT_cp1p1/lv0_c28_FA_0/s (fullAdder_452)            0.00       1.22 f
  DP/MULT_cp1p1/add_3853/B[19] (mbeDadda_mult_2_DW01_add_0)
                                                          0.00       1.22 f
  DP/MULT_cp1p1/add_3853/U476/ZN (NOR2_X1)                0.04       1.27 r
  DP/MULT_cp1p1/add_3853/CLOCK_r_REG476_S70/D (DFFR_X2)
                                                          0.01       1.27 r
  data arrival time                                                  1.27

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp1p1/add_3853/CLOCK_r_REG476_S70/CK (DFFR_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.38


1
