[
    {
        "": {
            "header": [
                "Total Design",
                "WNS (ns)",
                "TNS (ns)"
            ],
            "data": [
                [
                    "Setup",
                    "-1.79434",
                    "-50.02"
                ],
                [
                    "Hold",
                    "Met",
                    "Met"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Intra-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "clock1",
                    "2.5",
                    "1.76636",
                    "0.73364",
                    "566.136"
                ],
                [
                    "clock0",
                    "2.5",
                    "4.29434",
                    "-1.79434",
                    "232.864"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Inter-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "clock0 to clock1",
                    "2.5",
                    "2.40173",
                    "0.0982725",
                    "416.367"
                ],
                [
                    "clock1 to clock0",
                    "2.5",
                    "4.26278",
                    "-1.76278",
                    "234.589"
                ]
            ]
        }
    }
]