Running: H:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/ISE/P5/mip_tb_isim_beh.exe -prj H:/ISE/P5/mip_tb_beh.prj work.mip_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "H:/ISE/P5/TCODE.v" into library work
Analyzing Verilog file "H:/ISE/P5/stalld.v" into library work
Analyzing Verilog file "H:/ISE/P5/STALL.v" into library work
Analyzing Verilog file "H:/ISE/P5/SPI.v" into library work
Analyzing Verilog file "H:/ISE/P5/MUXCL.v" into library work
Analyzing Verilog file "H:/ISE/P5/IM.v" into library work
Analyzing Verilog file "H:/ISE/P5/Forward.v" into library work
Analyzing Verilog file "H:/ISE/P5/BLINK.v" into library work
Analyzing Verilog file "H:/ISE/P5/../CPU/OR.v" into library work
Analyzing Verilog file "H:/ISE/P5/../CPU/Ctrl.v" into library work
Analyzing Verilog file "H:/ISE/P5/../CPU/AND.v" into library work
Analyzing Verilog file "H:/ISE/P5/Wreg.v" into library work
Analyzing Verilog file "H:/ISE/P5/PC.v" into library work
Analyzing Verilog file "H:/ISE/P5/NPC.v" into library work
Analyzing Verilog file "H:/ISE/P5/MUX_4_32.v" into library work
Analyzing Verilog file "H:/ISE/P5/MUX_3_5.v" into library work
Analyzing Verilog file "H:/ISE/P5/MUX_3_32.v" into library work
Analyzing Verilog file "H:/ISE/P5/MUX_2_32.v" into library work
Analyzing Verilog file "H:/ISE/P5/Mreg.v" into library work
Analyzing Verilog file "H:/ISE/P5/IFU.v" into library work
Analyzing Verilog file "H:/ISE/P5/hazard.v" into library work
Analyzing Verilog file "H:/ISE/P5/GRF.v" into library work
Analyzing Verilog file "H:/ISE/P5/Feg.v" into library work
Analyzing Verilog file "H:/ISE/P5/EXT.v" into library work
Analyzing Verilog file "H:/ISE/P5/Ereg.v" into library work
Analyzing Verilog file "H:/ISE/P5/DM.v" into library work
Analyzing Verilog file "H:/ISE/P5/Contrler.v" into library work
Analyzing Verilog file "H:/ISE/P5/CMP.v" into library work
Analyzing Verilog file "H:/ISE/P5/ALU.v" into library work
Analyzing Verilog file "H:/ISE/P5/mips.v" into library work
Analyzing Verilog file "H:/ISE/P5/mip_tb.v" into library work
Analyzing Verilog file "H:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "H:/ISE/P5/mips.v" Line 147: Port alusrc is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/ISE/P5/mips.v" Line 233: Port equal is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/ISE/P5/mips.v" Line 292: Port equal is not connected to this instance
WARNING:HDLCompiler:1016 - "H:/ISE/P5/mips.v" Line 346: Port equal is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module IFU
Compiling module Dreg
Compiling module SPI
Compiling module Ctrl
Compiling module AND
Compiling module OR
Compiling module TCODE
Compiling module BLINK
Compiling module MUXCL
Compiling module Contrler
Compiling module GRF
Compiling module CMP
Compiling module EXT
Compiling module NPC
Compiling module Ereg
Compiling module MUX_3_5
Compiling module MUX_2_32
Compiling module ALU
Compiling module Mreg
Compiling module DM
Compiling module Wreg
Compiling module MUX_3_32
Compiling module Forward
Compiling module STALL
Compiling module stalld
Compiling module hazard
Compiling module MUX_4_32
Compiling module mips
Compiling module mip_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mip_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 32 Verilog Units
Built simulation executable H:/ISE/P5/mip_tb_isim_beh.exe
Fuse Memory Usage: 30396 KB
Fuse CPU Usage: 733 ms
