[dram_structure]
protocol = DDR5
bankgroups = 8
banks_per_group = 2
rows = 65536
columns = 2048
device_width = 4
BL = 16

[timing]
tCK = 0.63
AL = 0
CL = 24
tRCD = 24
tRP = 24
tRAS = 52
tWR = 48
tRTP = 12
CWL = 22
tPPD = 2
tCCD_S = 8
tCCD_S_WR = 8
tCCD_S_WTR = 34
tCCD_L = 8
tCCD_L_WR = 16
tCCD_L_WTR = 46
tRRD_S = 8
tRRD_L = 5
tFAW = 40
tRFC = 312
tRFC2 = 208
tRFCsb = 184
tREFI = 6240
tREFSBRD = 30
tRFM1 = 312
tRFM2 = 208
tRFMsb = 184
tDRFMab = 224
tDRFMsb = 192





