// Seed: 357679010
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    output wire id_5,
    output uwire id_6,
    input uwire id_7,
    output wire id_8,
    input wire id_9,
    input tri id_10,
    input supply1 id_11
);
  assign id_2 = (-1);
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input uwire id_0,
    input tri id_1,
    input wire _id_2,
    input wand id_3,
    input supply0 id_4
    , id_14,
    output supply0 id_5,
    input wor id_6,
    output wand id_7,
    input tri0 id_8,
    output logic id_9,
    input wor id_10
    , id_15,
    output tri0 id_11,
    input tri1 id_12
);
  initial begin : LABEL_0
    repeat (id_2 && id_1) begin : LABEL_1
      id_9 = -1;
      if (-1) id_14 <= -1;
    end
    return {id_6{id_3}};
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_12,
      id_5,
      id_11,
      id_11,
      id_8,
      id_11,
      id_3,
      id_10,
      id_3
  );
  assign modCall_1.id_6 = 0;
  logic [1 : id_2] id_16 = 1;
endmodule
