#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Mar 17 15:50:32 2018
# Process ID: 9104
# Log file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/vivado.log
# Journal file: C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauro/Desktop/CECS-461/Lab_2/project_2/project_2.xpr
save_project_as lab3 C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3 -force
set_property  ip_repo_paths  C:/Users/Lauro/Desktop/CECS-461/Lab_3/CustomIP [current_project]
update_ip_catalog
open_bd_design {C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_ip/S_AXI]
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 3 -to 0 LED
connect_bd_net [get_bd_pins /led_ip/LED] [get_bd_ports LED]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
add_files -fileset constrs_1 -norecurse C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3_zybo.xdc
generate_target all [get_files  C:/Users/Lauro/Desktop/CECS-461/Lab_3/lab3/lab3.srcs/sources_1/bd/system/system.bd]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
