#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-594-g7cd078e7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561384274c30 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x56138434e130_0 .net "clk", 0 0, v0x561384314bb0_0;  1 drivers
S_0x56138431a720 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x561384274c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
v0x56138430b000_0 .var *"_s0", 0 0; Local signal
v0x561384314bb0_0 .var "out", 0 0;
S_0x561384335d00 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x561384274c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0x5613843234f0 .param/str "IM_DATA" 0 3 34, "im_data1.txt";
P_0x561384323530 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7f51e60f6a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x561384364f30 .functor XNOR 1, L_0x5613843645e0, L_0x7f51e60f6a38, C4<0>, C4<0>;
L_0x7f51e60f6018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561384348dc0_0 .net/2u *"_s0", 31 0, L_0x7f51e60f6018;  1 drivers
v0x561384348ec0_0 .net/2u *"_s144", 0 0, L_0x7f51e60f6a38;  1 drivers
v0x561384348fa0_0 .net *"_s146", 0 0, L_0x561384364f30;  1 drivers
v0x561384349040_0 .net *"_s17", 3 0, L_0x56138435ebf0;  1 drivers
v0x561384349120_0 .net *"_s19", 25 0, L_0x56138435ece0;  1 drivers
L_0x7f51e60f60a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561384349250_0 .net/2u *"_s20", 1 0, L_0x7f51e60f60a8;  1 drivers
v0x561384349330_0 .net *"_s25", 0 0, L_0x56138435f060;  1 drivers
v0x561384349410_0 .net *"_s26", 15 0, L_0x56138435f100;  1 drivers
v0x5613843494f0_0 .net *"_s29", 15 0, L_0x56138435f320;  1 drivers
v0x5613843495d0_0 .net *"_s47", 29 0, L_0x56138435f9d0;  1 drivers
L_0x7f51e60f6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613843496b0_0 .net/2u *"_s48", 1 0, L_0x7f51e60f6180;  1 drivers
v0x561384349790_0 .net "aluctl", 3 0, v0x561384338470_0;  1 drivers
v0x561384349850_0 .net "aluop", 1 0, v0x56138433a9e0_0;  1 drivers
v0x561384349910_0 .net "aluop_s3", 1 0, L_0x561384360990;  1 drivers
v0x5613843499b0_0 .net "alurslt", 31 0, v0x561384337cb0_0;  1 drivers
v0x561384349a80_0 .net "alurslt_s4", 31 0, L_0x561384363990;  1 drivers
v0x561384349b50_0 .net "alurslt_s5", 31 0, v0x56138433dd20_0;  1 drivers
v0x561384349d30_0 .net "alusrc", 0 0, v0x56138433aae0_0;  1 drivers
v0x561384349e00_0 .net "alusrc_data2", 31 0, L_0x561384361940;  1 drivers
v0x561384349ed0_0 .net "alusrc_s3", 0 0, L_0x561384360bd0;  1 drivers
v0x561384349f70_0 .net "baddr_s2", 31 0, L_0x56138435ffc0;  1 drivers
v0x56138434a040_0 .net "baddr_s3", 31 0, v0x561384338d60_0;  1 drivers
v0x56138434a130_0 .net "baddr_s4", 31 0, v0x5613843395c0_0;  1 drivers
v0x56138434a1f0_0 .net "branch_eq_s2", 0 0, v0x56138433aba0_0;  1 drivers
v0x56138434a2c0_0 .net "branch_eq_s3", 0 0, L_0x561384360ec0;  1 drivers
v0x56138434a360_0 .net "branch_eq_s4", 0 0, L_0x561384363f10;  1 drivers
v0x56138434a400_0 .net "branch_ne_s2", 0 0, v0x56138433ac40_0;  1 drivers
v0x56138434a4d0_0 .net "branch_ne_s3", 0 0, L_0x561384360f60;  1 drivers
v0x56138434a570_0 .net "branch_ne_s4", 0 0, L_0x561384364130;  1 drivers
v0x56138434a630_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x56138434a6d0_0 .var "clock_counter", 5 0;
v0x56138434a7b0_0 .net "data1", 31 0, v0x561384346700_0;  1 drivers
v0x56138434a8a0_0 .net "data1_s3", 31 0, L_0x56138435f6c0;  1 drivers
v0x56138434ab70_0 .net "data2", 31 0, v0x561384346800_0;  1 drivers
v0x56138434ac60_0 .net "data2_s3", 31 0, L_0x56138435f7f0;  1 drivers
v0x56138434ad20_0 .net "data2_s4", 31 0, v0x56138433e530_0;  1 drivers
v0x56138434ae30_0 .var "flush_s1", 0 0;
v0x56138434af20_0 .var "flush_s2", 0 0;
v0x56138434afc0_0 .var "flush_s3", 0 0;
v0x56138434b060_0 .var "forward_a", 1 0;
v0x56138434b140_0 .var "forward_b", 1 0;
v0x56138434b220_0 .net "funct", 5 0, L_0x561384361c20;  1 drivers
v0x56138434b2e0_0 .var "fw_data1_s3", 31 0;
v0x56138434b380_0 .var "fw_data2_s3", 31 0;
v0x56138434b450_0 .net "imm", 15 0, L_0x56138435ea70;  1 drivers
v0x56138434b510_0 .net "inst", 31 0, L_0x561384284200;  1 drivers
v0x56138434b620_0 .net "inst_s2", 31 0, v0x561384347c40_0;  1 drivers
v0x56138434b6e0_0 .net "jaddr_s2", 31 0, L_0x56138435ee90;  1 drivers
v0x56138434b7b0_0 .net "jaddr_s3", 31 0, v0x56138433ed50_0;  1 drivers
v0x56138434b8a0_0 .net "jaddr_s4", 31 0, v0x56138433f570_0;  1 drivers
v0x56138434b960_0 .net "jump_s2", 0 0, v0x56138433ad00_0;  1 drivers
v0x56138434ba50_0 .net "jump_s3", 0 0, v0x56138433fd20_0;  1 drivers
v0x56138434bb40_0 .net "jump_s4", 0 0, v0x561384340520_0;  1 drivers
v0x56138434bbe0_0 .net "memread", 0 0, v0x56138433ae10_0;  1 drivers
v0x56138434bc80_0 .net "memread_s3", 0 0, L_0x561384360590;  1 drivers
v0x56138434bd20_0 .net "memread_s4", 0 0, L_0x561384361590;  1 drivers
v0x56138434bdf0_0 .net "memtoreg", 0 0, v0x56138433aed0_0;  1 drivers
v0x56138434bec0_0 .net "memtoreg_s3", 0 0, L_0x561384360800;  1 drivers
v0x56138434bf60_0 .net "memtoreg_s4", 0 0, L_0x561384361050;  1 drivers
v0x56138434c000_0 .net "memtoreg_s5", 0 0, L_0x5613843645e0;  1 drivers
v0x56138434c0a0_0 .net "memwrite", 0 0, v0x56138433af90_0;  1 drivers
v0x56138434c170_0 .net "memwrite_s3", 0 0, L_0x561384360760;  1 drivers
v0x56138434c210_0 .net "memwrite_s4", 0 0, L_0x5613843617c0;  1 drivers
v0x56138434c2e0_0 .net "opcode", 5 0, L_0x56138435e6d0;  1 drivers
v0x56138434c3b0_0 .var "pc", 31 0;
v0x56138434c890_0 .net "pc4", 31 0, L_0x56138435e1e0;  1 drivers
v0x56138434c960_0 .net "pc4_s2", 31 0, v0x561384348400_0;  1 drivers
v0x56138434ca50_0 .net "pc4_s3", 31 0, v0x561384340e40_0;  1 drivers
v0x56138434caf0_0 .var "pcsrc", 0 0;
v0x56138434cb90_0 .net "rd", 4 0, L_0x56138435e9d0;  1 drivers
v0x56138434cc70_0 .net "rd_s3", 4 0, L_0x56138435fb40;  1 drivers
v0x56138434cd50_0 .net "rdata", 31 0, L_0x561384364a80;  1 drivers
v0x56138434ce60_0 .net "rdata_s5", 31 0, v0x561384341680_0;  1 drivers
v0x56138434cf20_0 .net "regdst", 0 0, v0x56138433b1c0_0;  1 drivers
v0x56138434cff0_0 .net "regdst_s3", 0 0, L_0x5613843604f0;  1 drivers
v0x56138434d090_0 .net "regwrite", 0 0, v0x56138433b280_0;  1 drivers
v0x56138434d160_0 .net "regwrite_s3", 0 0, L_0x561384360a30;  1 drivers
v0x56138434d200_0 .net "regwrite_s4", 0 0, L_0x5613843613c0;  1 drivers
v0x56138434d2a0_0 .net "regwrite_s5", 0 0, L_0x5613843644f0;  1 drivers
v0x56138434d370_0 .net "rs", 4 0, L_0x56138435e810;  1 drivers
v0x56138434d460_0 .net "rs_s3", 4 0, v0x561384348c30_0;  1 drivers
v0x56138434d520_0 .net "rt", 4 0, L_0x56138435e8b0;  1 drivers
v0x56138434d5f0_0 .net "rt_s3", 4 0, L_0x56138435fa70;  1 drivers
v0x56138434d6b0_0 .net "seimm", 31 0, L_0x56138435f3c0;  1 drivers
v0x56138434d7a0_0 .net "seimm_s3", 31 0, v0x561384343e50_0;  1 drivers
v0x56138434d870_0 .net "seimm_sl2", 31 0, L_0x56138435fd90;  1 drivers
v0x56138434d930_0 .net "shamt", 4 0, L_0x56138435eb50;  1 drivers
v0x56138434da10_0 .var "stall_s1_s2", 0 0;
v0x56138434dbc0_0 .net "wrdata_s5", 31 0, L_0x561384365020;  1 drivers
v0x56138434dcb0_0 .net "wrreg", 4 0, L_0x561384363a80;  1 drivers
v0x56138434dd80_0 .net "wrreg_s4", 4 0, v0x561384344eb0_0;  1 drivers
v0x56138434de70_0 .net "wrreg_s5", 4 0, v0x5613843456f0_0;  1 drivers
v0x56138434df80_0 .net "zero_s3", 0 0, L_0x561384361d10;  1 drivers
v0x56138434e070_0 .net "zero_s4", 0 0, v0x561384345f10_0;  1 drivers
E_0x561384292ec0 .event edge, v0x56138434bc80_0, v0x561384347140_0, v0x56138434d5f0_0, v0x561384347060_0;
E_0x561384293c20/0 .event edge, v0x56138434d200_0, v0x561384344eb0_0, v0x561384348c30_0, v0x561384347220_0;
E_0x561384293c20/1 .event edge, v0x5613843456f0_0, v0x56138434d5f0_0;
E_0x561384293c20 .event/or E_0x561384293c20/0, E_0x561384293c20/1;
E_0x561384293360 .event edge, v0x561384345f10_0, v0x56138434a360_0, v0x56138434a570_0;
E_0x5613842930c0 .event edge, v0x56138434b140_0, v0x56138433dc60_0, v0x5613843472e0_0, v0x56138434ac60_0;
E_0x56138426ac40 .event edge, v0x56138434b060_0, v0x56138433dc60_0, v0x5613843472e0_0, v0x56138434a8a0_0;
E_0x561384323610 .event edge, v0x56138434caf0_0, v0x561384340520_0;
L_0x56138435e1e0 .arith/sum 32, v0x56138434c3b0_0, L_0x7f51e60f6018;
L_0x56138435e6d0 .part v0x561384347c40_0, 26, 6;
L_0x56138435e810 .part v0x561384347c40_0, 21, 5;
L_0x56138435e8b0 .part v0x561384347c40_0, 16, 5;
L_0x56138435e9d0 .part v0x561384347c40_0, 11, 5;
L_0x56138435ea70 .part v0x561384347c40_0, 0, 16;
L_0x56138435eb50 .part v0x561384347c40_0, 6, 5;
L_0x56138435ebf0 .part v0x56138434c3b0_0, 28, 4;
L_0x56138435ece0 .part v0x561384347c40_0, 0, 26;
L_0x56138435ee90 .concat [ 2 26 4 0], L_0x7f51e60f60a8, L_0x56138435ece0, L_0x56138435ebf0;
L_0x56138435f060 .part v0x561384347c40_0, 15, 1;
LS_0x56138435f100_0_0 .concat [ 1 1 1 1], L_0x56138435f060, L_0x56138435f060, L_0x56138435f060, L_0x56138435f060;
LS_0x56138435f100_0_4 .concat [ 1 1 1 1], L_0x56138435f060, L_0x56138435f060, L_0x56138435f060, L_0x56138435f060;
LS_0x56138435f100_0_8 .concat [ 1 1 1 1], L_0x56138435f060, L_0x56138435f060, L_0x56138435f060, L_0x56138435f060;
LS_0x56138435f100_0_12 .concat [ 1 1 1 1], L_0x56138435f060, L_0x56138435f060, L_0x56138435f060, L_0x56138435f060;
L_0x56138435f100 .concat [ 4 4 4 4], LS_0x56138435f100_0_0, LS_0x56138435f100_0_4, LS_0x56138435f100_0_8, LS_0x56138435f100_0_12;
L_0x56138435f320 .part v0x561384347c40_0, 0, 16;
L_0x56138435f3c0 .concat [ 16 16 0 0], L_0x56138435f320, L_0x56138435f100;
L_0x56138435f620 .concat [ 32 32 0 0], v0x561384346800_0, v0x561384346700_0;
L_0x56138435f6c0 .part v0x561384342ea0_0, 32, 32;
L_0x56138435f7f0 .part v0x561384342ea0_0, 0, 32;
L_0x56138435f8e0 .concat [ 5 5 0 0], L_0x56138435e9d0, L_0x56138435e8b0;
L_0x56138435fa70 .part v0x561384343660_0, 5, 5;
L_0x56138435fb40 .part v0x561384343660_0, 0, 5;
L_0x56138435f9d0 .part L_0x56138435f3c0, 0, 30;
L_0x56138435fd90 .concat [ 2 30 0 0], L_0x7f51e60f6180, L_0x56138435f9d0;
L_0x56138435ffc0 .arith/sum 32, v0x561384348400_0, L_0x56138435fd90;
LS_0x561384360100_0_0 .concat [ 1 1 2 1], v0x56138433aae0_0, v0x56138433b280_0, v0x56138433a9e0_0, v0x56138433aed0_0;
LS_0x561384360100_0_4 .concat [ 1 1 1 0], v0x56138433af90_0, v0x56138433ae10_0, v0x56138433b1c0_0;
L_0x561384360100 .concat [ 5 3 0 0], LS_0x561384360100_0_0, LS_0x561384360100_0_4;
L_0x5613843604f0 .part v0x5613843426b0_0, 7, 1;
L_0x561384360590 .part v0x5613843426b0_0, 6, 1;
L_0x561384360760 .part v0x5613843426b0_0, 5, 1;
L_0x561384360800 .part v0x5613843426b0_0, 4, 1;
L_0x561384360990 .part v0x5613843426b0_0, 2, 2;
L_0x561384360a30 .part v0x5613843426b0_0, 1, 1;
L_0x561384360bd0 .part v0x5613843426b0_0, 0, 1;
L_0x561384360c70 .concat [ 1 1 0 0], v0x56138433ac40_0, v0x56138433aba0_0;
L_0x561384360ec0 .part v0x561384339de0_0, 1, 1;
L_0x561384360f60 .part v0x561384339de0_0, 0, 1;
L_0x5613843611d0 .concat [ 1 1 1 1], L_0x561384360760, L_0x561384360590, L_0x561384360800, L_0x561384360a30;
L_0x5613843613c0 .part v0x5613843446a0_0, 3, 1;
L_0x561384361050 .part v0x5613843446a0_0, 2, 1;
L_0x561384361590 .part v0x5613843446a0_0, 1, 1;
L_0x5613843617c0 .part v0x5613843446a0_0, 0, 1;
L_0x561384361940 .functor MUXZ 32, v0x56138434b380_0, v0x561384343e50_0, L_0x561384360bd0, C4<>;
L_0x561384361c20 .part v0x561384343e50_0, 0, 6;
L_0x5613843634b0 .concat [ 32 0 0 0], v0x561384337cb0_0;
L_0x561384363990 .part v0x56138433d4f0_0, 0, 32;
L_0x561384363a80 .functor MUXZ 5, L_0x56138435fa70, L_0x56138435fb40, L_0x5613843604f0, C4<>;
L_0x561384363dd0 .concat [ 1 1 0 0], L_0x561384360f60, L_0x561384360ec0;
L_0x561384363f10 .part v0x56138433a600_0, 1, 1;
L_0x561384364130 .part v0x56138433a600_0, 0, 1;
L_0x561384364220 .concat [ 1 1 0 0], L_0x561384361050, L_0x5613843613c0;
L_0x5613843644f0 .part v0x561384341e90_0, 1, 1;
L_0x5613843645e0 .part v0x561384341e90_0, 0, 1;
L_0x561384364b70 .part L_0x561384363990, 2, 7;
L_0x561384365020 .functor MUXZ 32, v0x56138433dd20_0, v0x561384341680_0, L_0x561384364f30, C4<>;
S_0x561384336160 .scope module, "alu1" "alu" 3 275, 4 6 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
L_0x561384281060 .functor XNOR 1, L_0x561384362070, L_0x5613843621a0, C4<0>, C4<0>;
L_0x56138429d3a0 .functor XOR 1, L_0x561384362240, L_0x561384362370, C4<0>, C4<0>;
L_0x56138429d490 .functor AND 1, L_0x561384281060, L_0x56138429d3a0, C4<1>, C4<1>;
L_0x56138429f730 .functor XNOR 1, L_0x561384362820, L_0x561384362920, C4<0>, C4<0>;
L_0x56138429f640 .functor XOR 1, L_0x561384362a10, L_0x561384362b70, C4<0>, C4<0>;
L_0x561384362cb0 .functor AND 1, L_0x56138429f730, L_0x56138429f640, C4<1>, C4<1>;
L_0x561384362b00 .functor NOT 1, L_0x561384363410, C4<0>, C4<0>, C4<0>;
L_0x7f51e60f6378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561384309c90_0 .net/2u *"_s0", 31 0, L_0x7f51e60f6378;  1 drivers
v0x5613843132c0_0 .net *"_s11", 0 0, L_0x5613843621a0;  1 drivers
v0x56138430cd20_0 .net *"_s12", 0 0, L_0x561384281060;  1 drivers
v0x5613842f79d0_0 .net *"_s15", 0 0, L_0x561384362240;  1 drivers
v0x56138430e170_0 .net *"_s17", 0 0, L_0x561384362370;  1 drivers
v0x561384336550_0 .net *"_s18", 0 0, L_0x56138429d3a0;  1 drivers
v0x561384336610_0 .net *"_s20", 0 0, L_0x56138429d490;  1 drivers
L_0x7f51e60f63c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5613843366d0_0 .net/2s *"_s22", 1 0, L_0x7f51e60f63c0;  1 drivers
L_0x7f51e60f6408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5613843367b0_0 .net/2s *"_s24", 1 0, L_0x7f51e60f6408;  1 drivers
v0x561384336890_0 .net *"_s26", 1 0, L_0x561384362550;  1 drivers
v0x561384336970_0 .net *"_s31", 0 0, L_0x561384362820;  1 drivers
v0x561384336a50_0 .net *"_s33", 0 0, L_0x561384362920;  1 drivers
v0x561384336b30_0 .net *"_s34", 0 0, L_0x56138429f730;  1 drivers
v0x561384336bf0_0 .net *"_s37", 0 0, L_0x561384362a10;  1 drivers
v0x561384336cd0_0 .net *"_s39", 0 0, L_0x561384362b70;  1 drivers
v0x561384336db0_0 .net *"_s40", 0 0, L_0x56138429f640;  1 drivers
v0x561384336e70_0 .net *"_s42", 0 0, L_0x561384362cb0;  1 drivers
L_0x7f51e60f6450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561384336f30_0 .net/2s *"_s44", 1 0, L_0x7f51e60f6450;  1 drivers
L_0x7f51e60f6498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561384337010_0 .net/2s *"_s46", 1 0, L_0x7f51e60f6498;  1 drivers
v0x5613843370f0_0 .net *"_s48", 1 0, L_0x561384362e00;  1 drivers
L_0x7f51e60f64e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5613843371d0_0 .net/2u *"_s52", 3 0, L_0x7f51e60f64e0;  1 drivers
v0x5613843372b0_0 .net *"_s54", 0 0, L_0x561384363100;  1 drivers
v0x561384337370_0 .net *"_s59", 0 0, L_0x561384363410;  1 drivers
v0x561384337450_0 .net *"_s60", 0 0, L_0x561384362b00;  1 drivers
v0x561384337530_0 .net *"_s63", 0 0, L_0x5613843635a0;  1 drivers
v0x561384337610_0 .net *"_s9", 0 0, L_0x561384362070;  1 drivers
v0x5613843376f0_0 .net "a", 31 0, v0x56138434b2e0_0;  1 drivers
v0x5613843377d0_0 .net "add_ab", 31 0, L_0x561384361f40;  1 drivers
v0x5613843378b0_0 .net "b", 31 0, L_0x561384361940;  alias, 1 drivers
v0x561384337990_0 .net "ctl", 3 0, v0x561384338470_0;  alias, 1 drivers
v0x561384337a70_0 .net "oflow", 0 0, L_0x561384363280;  1 drivers
v0x561384337b30_0 .net "oflow_add", 0 0, L_0x561384362730;  1 drivers
v0x561384337bf0_0 .net "oflow_sub", 0 0, L_0x561384363010;  1 drivers
v0x561384337cb0_0 .var "out", 31 0;
v0x561384337d90_0 .net "slt", 0 0, L_0x561384363640;  1 drivers
v0x561384337e50_0 .net "sub_ab", 31 0, L_0x561384361e50;  1 drivers
v0x561384337f30_0 .net "zero", 0 0, L_0x561384361d10;  alias, 1 drivers
E_0x561384336340/0 .event edge, v0x561384337990_0, v0x5613843377d0_0, v0x5613843376f0_0, v0x5613843378b0_0;
E_0x561384336340/1 .event edge, v0x561384337d90_0, v0x561384337e50_0;
E_0x561384336340 .event/or E_0x561384336340/0, E_0x561384336340/1;
L_0x561384361d10 .cmp/eq 32, L_0x7f51e60f6378, v0x561384337cb0_0;
L_0x561384361e50 .arith/sub 32, v0x56138434b2e0_0, L_0x561384361940;
L_0x561384361f40 .arith/sum 32, v0x56138434b2e0_0, L_0x561384361940;
L_0x561384362070 .part v0x56138434b2e0_0, 31, 1;
L_0x5613843621a0 .part L_0x561384361940, 31, 1;
L_0x561384362240 .part L_0x561384361f40, 31, 1;
L_0x561384362370 .part v0x56138434b2e0_0, 31, 1;
L_0x561384362550 .functor MUXZ 2, L_0x7f51e60f6408, L_0x7f51e60f63c0, L_0x56138429d490, C4<>;
L_0x561384362730 .part L_0x561384362550, 0, 1;
L_0x561384362820 .part v0x56138434b2e0_0, 31, 1;
L_0x561384362920 .part L_0x561384361940, 31, 1;
L_0x561384362a10 .part L_0x561384361e50, 31, 1;
L_0x561384362b70 .part v0x56138434b2e0_0, 31, 1;
L_0x561384362e00 .functor MUXZ 2, L_0x7f51e60f6498, L_0x7f51e60f6450, L_0x561384362cb0, C4<>;
L_0x561384363010 .part L_0x561384362e00, 0, 1;
L_0x561384363100 .cmp/eq 4, v0x561384338470_0, L_0x7f51e60f64e0;
L_0x561384363280 .functor MUXZ 1, L_0x561384363010, L_0x561384362730, L_0x561384363100, C4<>;
L_0x561384363410 .part v0x56138434b2e0_0, 31, 1;
L_0x5613843635a0 .part v0x56138434b2e0_0, 31, 1;
L_0x561384363640 .functor MUXZ 1, L_0x5613843635a0, L_0x561384362b00, L_0x561384363010, C4<>;
S_0x561384338090 .scope module, "alu_ctl1" "alu_control" 3 264, 5 4 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "aluctl";
v0x561384338370_0 .var "_funct", 3 0;
v0x561384338470_0 .var "aluctl", 3 0;
v0x561384338530_0 .net "aluop", 1 0, L_0x561384360990;  alias, 1 drivers
v0x5613843385d0_0 .net "funct", 5 0, L_0x561384361c20;  alias, 1 drivers
E_0x561384338290 .event edge, v0x561384338530_0, v0x561384338370_0;
E_0x561384338310 .event edge, v0x5613843385d0_0;
S_0x561384338730 .scope module, "baddr_s2_s3" "regr" 3 230, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x561384338910 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x561384338a40_0 .net "clear", 0 0, v0x56138434af20_0;  1 drivers
v0x561384338b00_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384338bf0_0 .net "hold", 0 0, L_0x7f51e60f6258;  1 drivers
v0x561384338cc0_0 .net "in", 31 0, L_0x56138435ffc0;  alias, 1 drivers
v0x561384338d60_0 .var "out", 31 0;
E_0x5613843389e0 .event posedge, v0x561384314bb0_0;
S_0x561384338f30 .scope module, "baddr_s3_s4" "regr" 3 313, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x561384339110 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x561384339260_0 .net "clear", 0 0, v0x56138434afc0_0;  1 drivers
v0x561384339340_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f66d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384339450_0 .net "hold", 0 0, L_0x7f51e60f66d8;  1 drivers
v0x5613843394f0_0 .net "in", 31 0, v0x561384338d60_0;  alias, 1 drivers
v0x5613843395c0_0 .var "out", 31 0;
S_0x561384339770 .scope module, "branch_s2_s3" "regr" 3 225, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x5613843399a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x561384339ac0_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x561384339bb0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384339c50_0 .net "hold", 0 0, L_0x7f51e60f6210;  1 drivers
v0x561384339d20_0 .net "in", 1 0, L_0x561384360c70;  1 drivers
v0x561384339de0_0 .var "out", 1 0;
S_0x561384339fb0 .scope module, "branch_s3_s4" "regr" 3 308, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x56138433a190 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x56138433a2e0_0 .net "clear", 0 0, v0x56138434afc0_0;  alias, 1 drivers
v0x56138433a3d0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433a470_0 .net "hold", 0 0, L_0x7f51e60f6690;  1 drivers
v0x56138433a540_0 .net "in", 1 0, L_0x561384363dd0;  1 drivers
v0x56138433a600_0 .var "out", 1 0;
S_0x56138433a780 .scope module, "ctl1" "control" 3 194, 7 4 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "branch_eq";
    .port_info 2 /OUTPUT 1 "branch_ne";
    .port_info 3 /OUTPUT 2 "aluop";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "memtoreg";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /OUTPUT 1 "jump";
v0x56138433a9e0_0 .var "aluop", 1 0;
v0x56138433aae0_0 .var "alusrc", 0 0;
v0x56138433aba0_0 .var "branch_eq", 0 0;
v0x56138433ac40_0 .var "branch_ne", 0 0;
v0x56138433ad00_0 .var "jump", 0 0;
v0x56138433ae10_0 .var "memread", 0 0;
v0x56138433aed0_0 .var "memtoreg", 0 0;
v0x56138433af90_0 .var "memwrite", 0 0;
v0x56138433b050_0 .net "opcode", 5 0, L_0x56138435e6d0;  alias, 1 drivers
v0x56138433b1c0_0 .var "regdst", 0 0;
v0x56138433b280_0 .var "regwrite", 0 0;
E_0x56138433a960 .event edge, v0x56138433b050_0;
S_0x56138433b500 .scope module, "dm1" "dm" 3 336, 8 32 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
P_0x56138433b690 .param/l "NMEM" 0 8 38, +C4<00000000000000000000000000010100>;
P_0x56138433b6d0 .param/str "RM_DATA" 0 8 40, "dm_data.txt";
v0x56138433b950_0 .net *"_s0", 31 0, L_0x561384364870;  1 drivers
v0x56138433ba50_0 .net *"_s2", 8 0, L_0x561384364910;  1 drivers
L_0x7f51e60f6840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56138433bb30_0 .net *"_s5", 1 0, L_0x7f51e60f6840;  1 drivers
v0x56138433bc20_0 .net "addr", 6 0, L_0x561384364b70;  1 drivers
v0x56138433bd00_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x56138433bdf0 .array "mem", 127 0, 31 0;
v0x56138433beb0_0 .net "rd", 0 0, L_0x561384361590;  alias, 1 drivers
v0x56138433bf70_0 .net "rdata", 31 0, L_0x561384364a80;  alias, 1 drivers
v0x56138433c050_0 .net "wdata", 31 0, v0x56138433e530_0;  alias, 1 drivers
v0x56138433c130_0 .net "wr", 0 0, L_0x5613843617c0;  alias, 1 drivers
L_0x561384364870 .array/port v0x56138433bdf0, L_0x561384364910;
L_0x561384364910 .concat [ 7 2 0 0], L_0x561384364b70, L_0x7f51e60f6840;
L_0x561384364a80 .functor MUXZ 32, L_0x561384364870, v0x56138433e530_0, L_0x5613843617c0, C4<>;
S_0x56138433c2f0 .scope module, "im1" "im" 3 122, 9 24 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data";
P_0x56138433c510 .param/str "IM_DATA" 0 9 31, "im_data1.txt";
P_0x56138433c550 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x561384284200 .functor BUFZ 32, L_0x56138435e390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56138433c710_0 .net *"_s0", 31 0, L_0x56138435e390;  1 drivers
v0x56138433c810_0 .net *"_s3", 6 0, L_0x56138435e450;  1 drivers
v0x56138433c8f0_0 .net *"_s4", 8 0, L_0x56138435e4f0;  1 drivers
L_0x7f51e60f6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56138433c9e0_0 .net *"_s7", 1 0, L_0x7f51e60f6060;  1 drivers
v0x56138433cac0_0 .net "addr", 31 0, v0x56138434c3b0_0;  1 drivers
v0x56138433cbf0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x56138433cc90_0 .net "data", 31 0, L_0x561384284200;  alias, 1 drivers
v0x56138433cd70 .array "mem", 127 0, 31 0;
L_0x56138435e390 .array/port v0x56138433cd70, L_0x56138435e4f0;
L_0x56138435e450 .part v0x56138434c3b0_0, 2, 7;
L_0x56138435e4f0 .concat [ 7 2 0 0], L_0x56138435e450, L_0x7f51e60f6060;
S_0x56138433ceb0 .scope module, "reg_alurslt" "regr" 3 283, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x56138433d090 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x56138433d1e0_0 .net "clear", 0 0, v0x56138434afc0_0;  alias, 1 drivers
v0x56138433d2d0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f65b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433d390_0 .net "hold", 0 0, L_0x7f51e60f65b8;  1 drivers
v0x56138433d430_0 .net "in", 31 0, L_0x5613843634b0;  1 drivers
v0x56138433d4f0_0 .var "out", 31 0;
S_0x56138433d6c0 .scope module, "reg_alurslt_s4" "regr" 3 346, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x56138433d8a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f51e60f6918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433d9f0_0 .net "clear", 0 0, L_0x7f51e60f6918;  1 drivers
v0x56138433dad0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433db90_0 .net "hold", 0 0, L_0x7f51e60f6960;  1 drivers
v0x56138433dc60_0 .net "in", 31 0, L_0x561384363990;  alias, 1 drivers
v0x56138433dd20_0 .var "out", 31 0;
S_0x56138433def0 .scope module, "reg_data2_s3" "regr" 3 296, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x56138433e0d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x56138433e220_0 .net "clear", 0 0, v0x56138434afc0_0;  alias, 1 drivers
v0x56138433e2e0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433e3a0_0 .net "hold", 0 0, L_0x7f51e60f6600;  1 drivers
v0x56138433e470_0 .net "in", 31 0, v0x56138434b380_0;  1 drivers
v0x56138433e530_0 .var "out", 31 0;
S_0x56138433e6f0 .scope module, "reg_jaddr_s3" "regr" 3 239, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x56138433e8d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x56138433ea20_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x56138433eb30_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f62e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433ebf0_0 .net "hold", 0 0, L_0x7f51e60f62e8;  1 drivers
v0x56138433ec90_0 .net "in", 31 0, L_0x56138435ee90;  alias, 1 drivers
v0x56138433ed50_0 .var "out", 31 0;
S_0x56138433ef20 .scope module, "reg_jaddr_s4" "regr" 3 322, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x56138433f100 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x56138433f250_0 .net "clear", 0 0, v0x56138434afc0_0;  alias, 1 drivers
v0x56138433f310_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433f3d0_0 .net "hold", 0 0, L_0x7f51e60f6768;  1 drivers
v0x56138433f4a0_0 .net "in", 31 0, v0x56138433ed50_0;  alias, 1 drivers
v0x56138433f570_0 .var "out", 31 0;
S_0x56138433f6d0 .scope module, "reg_jump_s3" "regr" 3 234, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x56138433f8b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x56138433fa00_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x56138433fac0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56138433fb80_0 .net "hold", 0 0, L_0x7f51e60f62a0;  1 drivers
v0x56138433fc50_0 .net "in", 0 0, v0x56138433ad00_0;  alias, 1 drivers
v0x56138433fd20_0 .var "out", 0 0;
S_0x56138433fed0 .scope module, "reg_jump_s4" "regr" 3 317, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x5613843400b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x561384340200_0 .net "clear", 0 0, v0x56138434afc0_0;  alias, 1 drivers
v0x5613843402c0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384340380_0 .net "hold", 0 0, L_0x7f51e60f6720;  1 drivers
v0x561384340450_0 .net "in", 0 0, v0x56138433fd20_0;  alias, 1 drivers
v0x561384340520_0 .var "out", 0 0;
S_0x5613843406d0 .scope module, "reg_pc4_s2" "regr" 3 179, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5613843409c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f51e60f6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384340b10_0 .net "clear", 0 0, L_0x7f51e60f6138;  1 drivers
v0x561384340bf0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x561384340cb0_0 .net "hold", 0 0, v0x56138434da10_0;  1 drivers
v0x561384340d80_0 .net "in", 31 0, v0x561384348400_0;  alias, 1 drivers
v0x561384340e40_0 .var "out", 31 0;
S_0x561384341010 .scope module, "reg_rdata_s4" "regr" 3 340, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5613843411f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f51e60f6888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384341340_0 .net "clear", 0 0, L_0x7f51e60f6888;  1 drivers
v0x561384341420_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f68d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5613843414e0_0 .net "hold", 0 0, L_0x7f51e60f68d0;  1 drivers
v0x5613843415b0_0 .net "in", 31 0, L_0x561384364a80;  alias, 1 drivers
v0x561384341680_0 .var "out", 31 0;
S_0x561384341830 .scope module, "reg_regwrite_s4" "regr" 3 330, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x561384341a10 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7f51e60f67b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384341b60_0 .net "clear", 0 0, L_0x7f51e60f67b0;  1 drivers
v0x561384341c40_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f67f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384341d00_0 .net "hold", 0 0, L_0x7f51e60f67f8;  1 drivers
v0x561384341dd0_0 .net "in", 1 0, L_0x561384364220;  1 drivers
v0x561384341e90_0 .var "out", 1 0;
S_0x561384342060 .scope module, "reg_s2_control" "regr" 3 218, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x561384342240 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x561384342390_0 .net "clear", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x561384342480_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f61c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384342520_0 .net "hold", 0 0, L_0x7f51e60f61c8;  1 drivers
v0x5613843425f0_0 .net "in", 7 0, L_0x561384360100;  1 drivers
v0x5613843426b0_0 .var "out", 7 0;
S_0x561384342880 .scope module, "reg_s2_mem" "regr" 3 164, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 64 "in";
    .port_info 4 /OUTPUT 64 "out";
P_0x561384342a60 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x561384342bb0_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x561384342c70_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x561384342d30_0 .net "hold", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x561384342e00_0 .net "in", 63 0, L_0x56138435f620;  1 drivers
v0x561384342ea0_0 .var "out", 63 0;
S_0x561384343070 .scope module, "reg_s2_rt_rd" "regr" 3 174, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 10 "in";
    .port_info 4 /OUTPUT 10 "out";
P_0x561384343250 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x561384343370_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x561384343430_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x5613843434f0_0 .net "hold", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x5613843435c0_0 .net "in", 9 0, L_0x56138435f8e0;  1 drivers
v0x561384343660_0 .var "out", 9 0;
S_0x561384343830 .scope module, "reg_s2_seimm" "regr" 3 172, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x561384343a10 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x561384343b60_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x561384343c20_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x561384343ce0_0 .net "hold", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x561384343db0_0 .net "in", 31 0, L_0x56138435f3c0;  alias, 1 drivers
v0x561384343e50_0 .var "out", 31 0;
S_0x561384343fd0 .scope module, "reg_s3" "regr" 3 250, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 4 "in";
    .port_info 4 /OUTPUT 4 "out";
P_0x5613843441b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x561384344390_0 .net "clear", 0 0, v0x56138434af20_0;  alias, 1 drivers
v0x561384344450_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384344510_0 .net "hold", 0 0, L_0x7f51e60f6330;  1 drivers
v0x5613843445e0_0 .net "in", 3 0, L_0x5613843611d0;  1 drivers
v0x5613843446a0_0 .var "out", 3 0;
S_0x561384344870 .scope module, "reg_wrreg" "regr" 3 304, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x561384344a50 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x561384344ba0_0 .net "clear", 0 0, v0x56138434afc0_0;  alias, 1 drivers
v0x561384344c60_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384344d20_0 .net "hold", 0 0, L_0x7f51e60f6648;  1 drivers
v0x561384344df0_0 .net "in", 4 0, L_0x561384363a80;  alias, 1 drivers
v0x561384344eb0_0 .var "out", 4 0;
S_0x561384345080 .scope module, "reg_wrreg_s4" "regr" 3 351, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x561384345260 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f51e60f69a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5613843453b0_0 .net "clear", 0 0, L_0x7f51e60f69a8;  1 drivers
v0x561384345490_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f69f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384345550_0 .net "hold", 0 0, L_0x7f51e60f69f0;  1 drivers
v0x561384345620_0 .net "in", 4 0, v0x561384344eb0_0;  alias, 1 drivers
v0x5613843456f0_0 .var "out", 4 0;
S_0x5613843458a0 .scope module, "reg_zero_s3_s4" "regr" 3 278, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x561384345a80 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7f51e60f6528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384345bd0_0 .net "clear", 0 0, L_0x7f51e60f6528;  1 drivers
v0x561384345cb0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
L_0x7f51e60f6570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561384345d70_0 .net "hold", 0 0, L_0x7f51e60f6570;  1 drivers
v0x561384345e40_0 .net "in", 0 0, L_0x561384361d10;  alias, 1 drivers
v0x561384345f10_0 .var "out", 0 0;
S_0x5613843460c0 .scope module, "regm1" "regm" 3 152, 10 27 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read1";
    .port_info 2 /INPUT 5 "read2";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /INPUT 5 "wrreg";
    .port_info 7 /INPUT 32 "wrdata";
P_0x561384344250 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x561384344290 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x561384346700_0 .var "_data1", 31 0;
v0x561384346800_0 .var "_data2", 31 0;
v0x5613843468e0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x5613843469b0_0 .net "data1", 31 0, v0x561384346700_0;  alias, 1 drivers
v0x561384346a70_0 .net "data2", 31 0, v0x561384346800_0;  alias, 1 drivers
v0x561384346ba0 .array "mem", 31 0, 31 0;
v0x561384347060_0 .net "read1", 4 0, L_0x56138435e810;  alias, 1 drivers
v0x561384347140_0 .net "read2", 4 0, L_0x56138435e8b0;  alias, 1 drivers
v0x561384347220_0 .net "regwrite", 0 0, L_0x5613843644f0;  alias, 1 drivers
v0x5613843472e0_0 .net "wrdata", 31 0, L_0x561384365020;  alias, 1 drivers
v0x5613843473c0_0 .net "wrreg", 4 0, v0x5613843456f0_0;  alias, 1 drivers
E_0x56138433b870/0 .event edge, v0x561384347140_0, v0x5613843456f0_0, v0x561384347220_0, v0x5613843472e0_0;
v0x561384346ba0_0 .array/port v0x561384346ba0, 0;
v0x561384346ba0_1 .array/port v0x561384346ba0, 1;
v0x561384346ba0_2 .array/port v0x561384346ba0, 2;
v0x561384346ba0_3 .array/port v0x561384346ba0, 3;
E_0x56138433b870/1 .event edge, v0x561384346ba0_0, v0x561384346ba0_1, v0x561384346ba0_2, v0x561384346ba0_3;
v0x561384346ba0_4 .array/port v0x561384346ba0, 4;
v0x561384346ba0_5 .array/port v0x561384346ba0, 5;
v0x561384346ba0_6 .array/port v0x561384346ba0, 6;
v0x561384346ba0_7 .array/port v0x561384346ba0, 7;
E_0x56138433b870/2 .event edge, v0x561384346ba0_4, v0x561384346ba0_5, v0x561384346ba0_6, v0x561384346ba0_7;
v0x561384346ba0_8 .array/port v0x561384346ba0, 8;
v0x561384346ba0_9 .array/port v0x561384346ba0, 9;
v0x561384346ba0_10 .array/port v0x561384346ba0, 10;
v0x561384346ba0_11 .array/port v0x561384346ba0, 11;
E_0x56138433b870/3 .event edge, v0x561384346ba0_8, v0x561384346ba0_9, v0x561384346ba0_10, v0x561384346ba0_11;
v0x561384346ba0_12 .array/port v0x561384346ba0, 12;
v0x561384346ba0_13 .array/port v0x561384346ba0, 13;
v0x561384346ba0_14 .array/port v0x561384346ba0, 14;
v0x561384346ba0_15 .array/port v0x561384346ba0, 15;
E_0x56138433b870/4 .event edge, v0x561384346ba0_12, v0x561384346ba0_13, v0x561384346ba0_14, v0x561384346ba0_15;
v0x561384346ba0_16 .array/port v0x561384346ba0, 16;
v0x561384346ba0_17 .array/port v0x561384346ba0, 17;
v0x561384346ba0_18 .array/port v0x561384346ba0, 18;
v0x561384346ba0_19 .array/port v0x561384346ba0, 19;
E_0x56138433b870/5 .event edge, v0x561384346ba0_16, v0x561384346ba0_17, v0x561384346ba0_18, v0x561384346ba0_19;
v0x561384346ba0_20 .array/port v0x561384346ba0, 20;
v0x561384346ba0_21 .array/port v0x561384346ba0, 21;
v0x561384346ba0_22 .array/port v0x561384346ba0, 22;
v0x561384346ba0_23 .array/port v0x561384346ba0, 23;
E_0x56138433b870/6 .event edge, v0x561384346ba0_20, v0x561384346ba0_21, v0x561384346ba0_22, v0x561384346ba0_23;
v0x561384346ba0_24 .array/port v0x561384346ba0, 24;
v0x561384346ba0_25 .array/port v0x561384346ba0, 25;
v0x561384346ba0_26 .array/port v0x561384346ba0, 26;
v0x561384346ba0_27 .array/port v0x561384346ba0, 27;
E_0x56138433b870/7 .event edge, v0x561384346ba0_24, v0x561384346ba0_25, v0x561384346ba0_26, v0x561384346ba0_27;
v0x561384346ba0_28 .array/port v0x561384346ba0, 28;
v0x561384346ba0_29 .array/port v0x561384346ba0, 29;
v0x561384346ba0_30 .array/port v0x561384346ba0, 30;
v0x561384346ba0_31 .array/port v0x561384346ba0, 31;
E_0x56138433b870/8 .event edge, v0x561384346ba0_28, v0x561384346ba0_29, v0x561384346ba0_30, v0x561384346ba0_31;
E_0x56138433b870 .event/or E_0x56138433b870/0, E_0x56138433b870/1, E_0x56138433b870/2, E_0x56138433b870/3, E_0x56138433b870/4, E_0x56138433b870/5, E_0x56138433b870/6, E_0x56138433b870/7, E_0x56138433b870/8;
E_0x561384346590/0 .event edge, v0x561384347060_0, v0x5613843456f0_0, v0x561384347220_0, v0x5613843472e0_0;
E_0x561384346590/1 .event edge, v0x561384346ba0_0, v0x561384346ba0_1, v0x561384346ba0_2, v0x561384346ba0_3;
E_0x561384346590/2 .event edge, v0x561384346ba0_4, v0x561384346ba0_5, v0x561384346ba0_6, v0x561384346ba0_7;
E_0x561384346590/3 .event edge, v0x561384346ba0_8, v0x561384346ba0_9, v0x561384346ba0_10, v0x561384346ba0_11;
E_0x561384346590/4 .event edge, v0x561384346ba0_12, v0x561384346ba0_13, v0x561384346ba0_14, v0x561384346ba0_15;
E_0x561384346590/5 .event edge, v0x561384346ba0_16, v0x561384346ba0_17, v0x561384346ba0_18, v0x561384346ba0_19;
E_0x561384346590/6 .event edge, v0x561384346ba0_20, v0x561384346ba0_21, v0x561384346ba0_22, v0x561384346ba0_23;
E_0x561384346590/7 .event edge, v0x561384346ba0_24, v0x561384346ba0_25, v0x561384346ba0_26, v0x561384346ba0_27;
E_0x561384346590/8 .event edge, v0x561384346ba0_28, v0x561384346ba0_29, v0x561384346ba0_30, v0x561384346ba0_31;
E_0x561384346590 .event/or E_0x561384346590/0, E_0x561384346590/1, E_0x561384346590/2, E_0x561384346590/3, E_0x561384346590/4, E_0x561384346590/5, E_0x561384346590/6, E_0x561384346590/7, E_0x561384346590/8;
S_0x561384347560 .scope module, "regr_im_s2" "regr" 3 123, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x5613843476f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x561384347900_0 .net "clear", 0 0, v0x56138434ae30_0;  1 drivers
v0x5613843479e0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x561384347aa0_0 .net "hold", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x561384347b70_0 .net "in", 31 0, L_0x561384284200;  alias, 1 drivers
v0x561384347c40_0 .var "out", 31 0;
S_0x561384347dd0 .scope module, "regr_pc4_s2" "regr" 3 114, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_0x561384347fb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x561384348100_0 .net "clear", 0 0, v0x56138434ae30_0;  alias, 1 drivers
v0x5613843481f0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x561384348290_0 .net "hold", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x561384348360_0 .net "in", 31 0, L_0x56138435e1e0;  alias, 1 drivers
v0x561384348400_0 .var "out", 31 0;
S_0x5613843485c0 .scope module, "regr_s2_rs" "regr" 3 159, 6 31 0, S_0x561384335d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /INPUT 5 "in";
    .port_info 4 /OUTPUT 5 "out";
P_0x5613843487a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f51e60f60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5613843488f0_0 .net "clear", 0 0, L_0x7f51e60f60f0;  1 drivers
v0x5613843489d0_0 .net "clk", 0 0, v0x561384314bb0_0;  alias, 1 drivers
v0x561384348a90_0 .net "hold", 0 0, v0x56138434da10_0;  alias, 1 drivers
v0x561384348b60_0 .net "in", 4 0, L_0x56138435e810;  alias, 1 drivers
v0x561384348c30_0 .var "out", 4 0;
    .scope S_0x56138431a720;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561384314bb0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x56138431a720;
T_1 ;
    %load/vec4 v0x561384314bb0_0;
    %inv;
    %store/vec4 v0x56138430b000_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x56138430b000_0;
    %store/vec4 v0x561384314bb0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561384347dd0;
T_2 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384348100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384348400_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561384348290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x561384348400_0;
    %assign/vec4 v0x561384348400_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x561384348360_0;
    %assign/vec4 v0x561384348400_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56138433c2f0;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x56138433c510, v0x56138433cd70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x561384347560;
T_4 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384347900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384347c40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561384347aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561384347c40_0;
    %assign/vec4 v0x561384347c40_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x561384347b70_0;
    %assign/vec4 v0x561384347c40_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5613843460c0;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x561384344290, v0x561384346ba0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5613843460c0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x5613843460c0;
T_7 ;
    %wait E_0x561384346590;
    %load/vec4 v0x561384347060_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561384346700_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561384347060_0;
    %load/vec4 v0x5613843473c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561384347220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5613843472e0_0;
    %store/vec4 v0x561384346700_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561384347060_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x561384346ba0, 4;
    %store/vec4 v0x561384346700_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5613843460c0;
T_8 ;
    %wait E_0x56138433b870;
    %load/vec4 v0x561384347140_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561384346800_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561384347140_0;
    %load/vec4 v0x5613843473c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561384347220_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5613843472e0_0;
    %store/vec4 v0x561384346800_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x561384347140_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x561384346ba0, 4;
    %store/vec4 v0x561384346800_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5613843460c0;
T_9 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384347220_0;
    %load/vec4 v0x5613843473c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5613843472e0_0;
    %load/vec4 v0x5613843473c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561384346ba0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5613843485c0;
T_10 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x5613843488f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561384348c30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561384348a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x561384348c30_0;
    %assign/vec4 v0x561384348c30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x561384348b60_0;
    %assign/vec4 v0x561384348c30_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561384342880;
T_11 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384342bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561384342ea0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x561384342d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x561384342ea0_0;
    %assign/vec4 v0x561384342ea0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x561384342e00_0;
    %assign/vec4 v0x561384342ea0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561384343830;
T_12 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384343b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384343e50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561384343ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x561384343e50_0;
    %assign/vec4 v0x561384343e50_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x561384343db0_0;
    %assign/vec4 v0x561384343e50_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561384343070;
T_13 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384343370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561384343660_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5613843434f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x561384343660_0;
    %assign/vec4 v0x561384343660_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5613843435c0_0;
    %assign/vec4 v0x561384343660_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5613843406d0;
T_14 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384340b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384340e40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561384340cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x561384340e40_0;
    %assign/vec4 v0x561384340e40_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x561384340d80_0;
    %assign/vec4 v0x561384340e40_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56138433a780;
T_15 ;
    %wait E_0x56138433a960;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56138433a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433ac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433ae10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433aed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433af90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433b1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433b280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433ad00_0, 0;
    %load/vec4 v0x56138433b050_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433ae10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433b1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433aed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433aae0_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433aae0_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433b280_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433af90_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433aae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433b280_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56138433a9e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433ac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433b280_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138433ad00_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x561384342060;
T_16 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384342390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5613843426b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x561384342520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5613843426b0_0;
    %assign/vec4 v0x5613843426b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5613843425f0_0;
    %assign/vec4 v0x5613843426b0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561384339770;
T_17 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384339ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561384339de0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x561384339c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x561384339de0_0;
    %assign/vec4 v0x561384339de0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x561384339d20_0;
    %assign/vec4 v0x561384339de0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561384338730;
T_18 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384338a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384338d60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x561384338bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x561384338d60_0;
    %assign/vec4 v0x561384338d60_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x561384338cc0_0;
    %assign/vec4 v0x561384338d60_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56138433f6d0;
T_19 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138433fd20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x56138433fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x56138433fd20_0;
    %assign/vec4 v0x56138433fd20_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x56138433fc50_0;
    %assign/vec4 v0x56138433fd20_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56138433e6f0;
T_20 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56138433ed50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56138433ebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x56138433ed50_0;
    %assign/vec4 v0x56138433ed50_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x56138433ec90_0;
    %assign/vec4 v0x56138433ed50_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561384343fd0;
T_21 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384344390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5613843446a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x561384344510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5613843446a0_0;
    %assign/vec4 v0x5613843446a0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5613843445e0_0;
    %assign/vec4 v0x5613843446a0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561384338090;
T_22 ;
    %wait E_0x561384338310;
    %load/vec4 v0x5613843385d0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x561384338370_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x561384338090;
T_23 ;
    %wait E_0x561384338290;
    %load/vec4 v0x561384338530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561384338470_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561384338470_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561384338470_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x561384338370_0;
    %store/vec4 v0x561384338470_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561384338470_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x561384336160;
T_24 ;
    %wait E_0x561384336340;
    %load/vec4 v0x561384337990_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x5613843377d0_0;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x5613843376f0_0;
    %load/vec4 v0x5613843378b0_0;
    %and;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x5613843376f0_0;
    %load/vec4 v0x5613843378b0_0;
    %or;
    %inv;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x5613843376f0_0;
    %load/vec4 v0x5613843378b0_0;
    %or;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x561384337d90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x561384337e50_0;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x5613843376f0_0;
    %load/vec4 v0x5613843378b0_0;
    %xor;
    %assign/vec4 v0x561384337cb0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5613843458a0;
T_25 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384345bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561384345f10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x561384345d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x561384345f10_0;
    %assign/vec4 v0x561384345f10_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x561384345e40_0;
    %assign/vec4 v0x561384345f10_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56138433ceb0;
T_26 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56138433d4f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56138433d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x56138433d4f0_0;
    %assign/vec4 v0x56138433d4f0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x56138433d430_0;
    %assign/vec4 v0x56138433d4f0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56138433def0;
T_27 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56138433e530_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56138433e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x56138433e530_0;
    %assign/vec4 v0x56138433e530_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x56138433e470_0;
    %assign/vec4 v0x56138433e530_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x561384344870;
T_28 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384344ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561384344eb0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x561384344d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x561384344eb0_0;
    %assign/vec4 v0x561384344eb0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x561384344df0_0;
    %assign/vec4 v0x561384344eb0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x561384339fb0;
T_29 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56138433a600_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x56138433a470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x56138433a600_0;
    %assign/vec4 v0x56138433a600_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x56138433a540_0;
    %assign/vec4 v0x56138433a600_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x561384338f30;
T_30 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384339260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5613843395c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x561384339450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5613843395c0_0;
    %assign/vec4 v0x5613843395c0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x5613843394f0_0;
    %assign/vec4 v0x5613843395c0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56138433fed0;
T_31 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384340200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561384340520_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x561384340380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x561384340520_0;
    %assign/vec4 v0x561384340520_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x561384340450_0;
    %assign/vec4 v0x561384340520_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56138433ef20;
T_32 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56138433f570_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x56138433f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x56138433f570_0;
    %assign/vec4 v0x56138433f570_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x56138433f4a0_0;
    %assign/vec4 v0x56138433f570_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x561384341830;
T_33 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384341b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561384341e90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x561384341d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x561384341e90_0;
    %assign/vec4 v0x561384341e90_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x561384341dd0_0;
    %assign/vec4 v0x561384341e90_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56138433b500;
T_34 ;
    %vpi_call 8 45 "$readmemh", P_0x56138433b6d0, v0x56138433bdf0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x56138433b500;
T_35 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x56138433c050_0;
    %load/vec4 v0x56138433bc20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56138433bdf0, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x561384341010;
T_36 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x561384341340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561384341680_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5613843414e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x561384341680_0;
    %assign/vec4 v0x561384341680_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x5613843415b0_0;
    %assign/vec4 v0x561384341680_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x56138433d6c0;
T_37 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138433d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56138433dd20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x56138433db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x56138433dd20_0;
    %assign/vec4 v0x56138433dd20_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x56138433dc60_0;
    %assign/vec4 v0x56138433dd20_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x561384345080;
T_38 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x5613843453b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5613843456f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x561384345550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5613843456f0_0;
    %assign/vec4 v0x5613843456f0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x561384345620_0;
    %assign/vec4 v0x5613843456f0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x561384335d00;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "PC=%x %x||rs=%d rt=%d rd=%d||A=%x B=%x||w=%x Ram%x R%xW%x||D=%x \012b=%x j%x||Opcode=%x Func=%x||I=%x R=%x||D=%d alu=%x branch%x j%x||R=%x C=%d \012-------------------------------------------------------------------------------------------------------", v0x56138434c3b0_0, v0x56138434b510_0, v0x56138434d370_0, v0x56138434d520_0, v0x56138434cb90_0, v0x56138434b2e0_0, v0x561384349e00_0, v0x56138434ad20_0, v0x56138434cd50_0, v0x56138434bd20_0, v0x56138434c210_0, v0x56138434dbc0_0, v0x56138434a130_0, v0x56138434b8a0_0, v0x56138434c2e0_0, &PV<v0x56138434b620_0, 0, 6>, v0x56138434d7a0_0, v0x5613843499b0_0, v0x56138434dd80_0, v0x561384349a80_0, v0x56138434caf0_0, v0x56138434bb40_0, v0x56138434de70_0, v0x56138434a6d0_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x561384335d00;
T_40 ;
    %wait E_0x561384323610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138434ae30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138434af20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138434afc0_0, 0;
    %load/vec4 v0x56138434caf0_0;
    %load/vec4 v0x56138434bb40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138434ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138434af20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138434afc0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x561384335d00;
T_41 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x56138434a6d0_0, 0;
    %end;
    .thread T_41;
    .scope S_0x561384335d00;
T_42 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138434a6d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x56138434a6d0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x561384335d00;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56138434c3b0_0, 0;
    %end;
    .thread T_43;
    .scope S_0x561384335d00;
T_44 ;
    %wait E_0x5613843389e0;
    %load/vec4 v0x56138434da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x56138434c3b0_0;
    %assign/vec4 v0x56138434c3b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x56138434caf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x56138434a130_0;
    %assign/vec4 v0x56138434c3b0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x56138434bb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x56138434b8a0_0;
    %assign/vec4 v0x56138434c3b0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x56138434c890_0;
    %assign/vec4 v0x56138434c3b0_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x561384335d00;
T_45 ;
    %wait E_0x56138426ac40;
    %load/vec4 v0x56138434b060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0x56138434a8a0_0;
    %store/vec4 v0x56138434b2e0_0, 0, 32;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x561384349a80_0;
    %store/vec4 v0x56138434b2e0_0, 0, 32;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x56138434dbc0_0;
    %store/vec4 v0x56138434b2e0_0, 0, 32;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x561384335d00;
T_46 ;
    %wait E_0x5613842930c0;
    %load/vec4 v0x56138434b140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v0x56138434ac60_0;
    %store/vec4 v0x56138434b380_0, 0, 32;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v0x561384349a80_0;
    %store/vec4 v0x56138434b380_0, 0, 32;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v0x56138434dbc0_0;
    %store/vec4 v0x56138434b380_0, 0, 32;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x561384335d00;
T_47 ;
    %wait E_0x561384293360;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x56138434a360_0;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %load/vec4 v0x56138434a570_0;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138434caf0_0, 0;
    %jmp T_47.3;
T_47.0 ;
    %load/vec4 v0x56138434e070_0;
    %assign/vec4 v0x56138434caf0_0, 0;
    %jmp T_47.3;
T_47.1 ;
    %load/vec4 v0x56138434e070_0;
    %inv;
    %assign/vec4 v0x56138434caf0_0, 0;
    %jmp T_47.3;
T_47.3 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x561384335d00;
T_48 ;
    %wait E_0x561384293c20;
    %load/vec4 v0x56138434d200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56138434dd80_0;
    %load/vec4 v0x56138434d460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56138434b060_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x56138434d2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56138434de70_0;
    %load/vec4 v0x56138434d460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56138434b060_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56138434b060_0, 0;
T_48.3 ;
T_48.1 ;
    %load/vec4 v0x56138434d200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56138434dd80_0;
    %load/vec4 v0x56138434d5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56138434b140_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x56138434d2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56138434de70_0;
    %load/vec4 v0x56138434d5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56138434b140_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56138434b140_0, 0;
T_48.7 ;
T_48.5 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x561384335d00;
T_49 ;
    %wait E_0x561384292ec0;
    %load/vec4 v0x56138434bc80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56138434d520_0;
    %load/vec4 v0x56138434d5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56138434d370_0;
    %load/vec4 v0x56138434d5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56138434da10_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56138434da10_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x561384274c30;
T_50 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561384274c30 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
