Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Mar 19 16:04:13 2024
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
| Design       : design_4_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   506 |
|    Minimum number of control sets                        |   506 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1185 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   506 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |   100 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    48 |
| >= 14 to < 16      |    39 |
| >= 16              |   224 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4834 |         1211 |
| No           | No                    | Yes                    |             144 |           47 |
| No           | Yes                   | No                     |             988 |          361 |
| Yes          | No                    | No                     |            4893 |         1181 |
| Yes          | No                    | Yes                    |             128 |           31 |
| Yes          | Yes                   | No                     |            1140 |          316 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[17][0]                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                4 |              4 |         1.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[1][0]                                                            | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[25][0]                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO1/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[41][0]                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[49][0]                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[57][0]                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[9][0]                                                            | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[42][0]                                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO1/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_4_i/GPIO1/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO1/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | design_4_i/GPIO1/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[6].w_issuing_cnt_reg[50][0]                                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                               | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[26][0]                                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                4 |              4 |         1.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                3 |              4 |         1.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                         | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/BRAM0/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO1/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_4_i/ps/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/system_ctrl_0/inst/down_sampler_ch1/vld_counter[6]_i_1__0_n_0                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/system_ctrl_0/inst/down_sampler_ch0/vld_counter[6]_i_1_n_0                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                      | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |              8 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                          | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |              8 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                     | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              8 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                       | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                       | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                       | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                       | design_4_i/BRAM1/axi_bram_reader_1/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                 |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                4 |             10 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                6 |             10 |         1.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                6 |             10 |         1.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                4 |             10 |         2.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                3 |             10 |         3.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/BRAM0/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                       | design_4_i/BRAM0/axi_bram_reader_0/inst/bram_reader_v1_0_S00_AXI_inst/s00_axi_aresetn_0                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                       | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_rvalid_i                                                                                                                                                           | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                      | design_4_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                 | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                              |                4 |             13 |         3.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                      | design_4_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                 | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                              |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                 | design_4_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                              |                4 |             13 |         3.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                      | design_4_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |                5 |             13 |         2.60 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |               10 |             15 |         1.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                4 |             15 |         3.75 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                4 |             15 |         3.75 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                4 |             15 |         3.75 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |             15 |         7.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |             15 |         7.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                2 |             15 |         7.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                4 |             15 |         3.75 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                              | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                5 |             15 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                             | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                3 |             15 |         5.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/latch_op                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/cordic_0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_no_compressor_cntrl.i_latch_op/latch_op                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                        |                7 |             16 |         2.29 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                        |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[8]                                                                                                                         |                8 |             16 |         2.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                3 |             17 |         5.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |                4 |             17 |         4.25 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO1/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                6 |             20 |         3.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/system_ctrl_0/inst/down_sampler_ch0/E[0]                                                                                                                                                                                                      | design_4_i/system_ctrl_0/inst/down_sampler_ch0/rstn_0                                                                                                                                                                                   |                8 |             21 |         2.62 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO1/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                6 |             21 |         3.50 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/system_ctrl_0/inst/down_sampler_ch1/E[0]                                                                                                                                                                                                      | design_4_i/system_ctrl_0/inst/down_sampler_ch0/rstn_0                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                          | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                          |                7 |             24 |         3.43 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |               13 |             24 |         1.85 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |             25 |         6.25 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             26 |         2.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                                                                                                                           |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |         3.44 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[6]_32[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_37[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[7]_31[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[9]_29[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/E[0]                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[10]_28[6]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[2]_36[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[11]_27[6]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[6]_32[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[1]_37[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[5]_33[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[3]_35[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                   | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |                9 |             32 |         3.56 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                   | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                               |               10 |             32 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[8]_30[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[4]_34[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[7]_31[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.i_data_wrap_buff/i_mem_allign/E[0]                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[9]_29[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[11]_27[6]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[2]_36[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[10]_28[6]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[5]_33[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[3]_35[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[8]_30[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/cntrl[4]_34[6]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |         3.09 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             35 |         2.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               11 |             36 |         3.27 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             37 |         2.18 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             37 |         3.36 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             37 |         3.08 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | design_4_i/GPIO2/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               12 |             40 |         3.33 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               13 |             40 |         3.08 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/system_ctrl_0/inst/down_sampler_ch0/rstn_0                                                                                                                                                                                   |               13 |             41 |         3.15 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               14 |             42 |         3.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             45 |         4.09 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             45 |         5.62 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             45 |         4.09 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             45 |         4.09 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             45 |         3.75 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             45 |         3.46 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             45 |         5.62 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             45 |         5.62 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             45 |         3.46 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             45 |         4.50 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             45 |         5.62 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 | design_4_i/ps/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             45 |         5.62 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          | design_4_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               17 |             65 |         3.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             67 |         2.39 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/cntrl[-1]_4                                                                                                                              |                                                                                                                                                                                                                                         |               30 |            448 |        14.93 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | design_4_i/ch_01/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_cntrl_src/cntrl[-1]_4                                                                                                                              |                                                                                                                                                                                                                                         |               30 |            448 |        14.93 |
|  design_4_i/ps/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              228 |            800 |         3.51 |
|  design_4_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              956 |           4490 |         4.70 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


