/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:05:05 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_decode_sd_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:10p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_DECODE_SD_0_H__
#define BCHP_DECODE_SD_0_H__

/***************************************************************************
 *DECODE_SD_0 - SDRAM Control Registers 0
 ***************************************************************************/
#define BCHP_DECODE_SD_0_REG_SD_PARAM            0x00840804 /* SDRAM Parameter Register */
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH  0x00840818 /* PFRI Width Register */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW       0x00840900 /* SDRAM Stripe Height Control */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH     0x00840980 /* SDRAM Stripe Width Control */
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW    0x00840c00 /* SDRAM Picture Base Registers */
#define BCHP_DECODE_SD_0_REG_SD_END              0x00840ffc /* REG_SD_END */

/***************************************************************************
 *REG_SD_PARAM - SDRAM Parameter Register
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_PARAM :: Data [31:00] */
#define BCHP_DECODE_SD_0_REG_SD_PARAM_Data_MASK                    0xffffffff
#define BCHP_DECODE_SD_0_REG_SD_PARAM_Data_SHIFT                   0

/***************************************************************************
 *REG_SD_PFRI_DATA_WIDTH - PFRI Width Register
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_PFRI_DATA_WIDTH :: reserved0 [31:04] */
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_reserved0_MASK     0xfffffff0
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_reserved0_SHIFT    4

/* DECODE_SD_0 :: REG_SD_PFRI_DATA_WIDTH :: ddr3_mode [03:03] */
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_ddr3_mode_MASK     0x00000008
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_ddr3_mode_SHIFT    3

/* DECODE_SD_0 :: REG_SD_PFRI_DATA_WIDTH :: pfri_data_width [02:01] */
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_pfri_data_width_MASK 0x00000006
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_pfri_data_width_SHIFT 1

/* DECODE_SD_0 :: REG_SD_PFRI_DATA_WIDTH :: pfri_source [00:00] */
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_pfri_source_MASK   0x00000001
#define BCHP_DECODE_SD_0_REG_SD_PFRI_DATA_WIDTH_pfri_source_SHIFT  0

/***************************************************************************
 *REG_SD_STRIPE_NEW - SDRAM Stripe Height Control
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: reserved0 [31:27] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved0_MASK          0xf8000000
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved0_SHIFT         27

/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: Chroma_Height [26:16] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Chroma_Height_MASK      0x07ff0000
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Chroma_Height_SHIFT     16

/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: reserved1 [15:13] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved1_MASK          0x0000e000
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved1_SHIFT         13

/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: Height [12:02] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Height_MASK             0x00001ffc
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_Height_SHIFT            2

/* DECODE_SD_0 :: REG_SD_STRIPE_NEW :: reserved2 [01:00] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved2_MASK          0x00000003
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_NEW_reserved2_SHIFT         0

/***************************************************************************
 *REG_SD_STRIPE_WIDTH - SDRAM Stripe Width Control
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_STRIPE_WIDTH :: reserved0 [31:06] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_reserved0_MASK        0xffffffc0
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_reserved0_SHIFT       6

/* DECODE_SD_0 :: REG_SD_STRIPE_WIDTH :: pfri_bank_height [05:04] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_pfri_bank_height_MASK 0x00000030
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_pfri_bank_height_SHIFT 4

/* DECODE_SD_0 :: REG_SD_STRIPE_WIDTH :: reserved1 [03:02] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_reserved1_MASK        0x0000000c
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_reserved1_SHIFT       2

/* DECODE_SD_0 :: REG_SD_STRIPE_WIDTH :: Stripe_Width [01:00] */
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_Stripe_Width_MASK     0x00000003
#define BCHP_DECODE_SD_0_REG_SD_STRIPE_WIDTH_Stripe_Width_SHIFT    0

/***************************************************************************
 *REG_SD_PICT_BASE_NEW - SDRAM Picture Base Registers
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_PICT_BASE_NEW :: reserved0 [31:20] */
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_reserved0_MASK       0xfff00000
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_reserved0_SHIFT      20

/* DECODE_SD_0 :: REG_SD_PICT_BASE_NEW :: Addr [19:00] */
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_Addr_MASK            0x000fffff
#define BCHP_DECODE_SD_0_REG_SD_PICT_BASE_NEW_Addr_SHIFT           0

/***************************************************************************
 *REG_SD_END - REG_SD_END
 ***************************************************************************/
/* DECODE_SD_0 :: REG_SD_END :: reserved0 [31:00] */
#define BCHP_DECODE_SD_0_REG_SD_END_reserved0_MASK                 0xffffffff
#define BCHP_DECODE_SD_0_REG_SD_END_reserved0_SHIFT                0

#endif /* #ifndef BCHP_DECODE_SD_0_H__ */

/* End of File */
