Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 13 16:47:42 2017
| Host         : XPS15-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              39 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |              74 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+
|              Clock Signal             |                         Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+
|  keyboard/button_press_reg[0]_i_2_n_0 |                                                               |                  |                1 |              1 |
|  clk_IBUF_BUFG                        |                                                               | reset_IBUF       |                1 |              1 |
|  clk_50m_BUFG                         | vsync_unit/E[0]                                               |                  |                1 |              3 |
|  clk_50m_BUFG                         | keyboard/ps2_rx_unit/n_reg[3]_i_1_n_0                         | reset_IBUF       |                2 |              4 |
|  clk_50m_BUFG                         | keyboard/uart_unit/uart_tx_unit/s_reg[3]_i_1_n_0              | reset_IBUF       |                2 |              4 |
|  vsync_unit/addr_reg_reg[0]           |                                                               |                  |                3 |              8 |
|  clk_50m_BUFG                         | keyboard/uart_unit/uart_tx_unit/b_reg[7]_i_1_n_0              | reset_IBUF       |                2 |              8 |
|  clk_50m_BUFG                         | game_graph_an_unit/ball_y_next                                | reset_IBUF       |                3 |             10 |
|  clk_50m_BUFG                         | keyboard/ps2_rx_unit/b_reg[10]_i_1_n_0                        | reset_IBUF       |                3 |             10 |
|  clk_50m_BUFG                         | vsync_unit/E[0]                                               | reset_IBUF       |                6 |             10 |
|  clk_50m_BUFG                         | vsync_unit/v_count_reg0                                       | reset_IBUF       |                5 |             10 |
|  clk_50m_BUFG                         | keyboard/uart_unit/fifo_tx_unit/array_reg_reg_0_3_0_5_i_1_n_0 |                  |                2 |             16 |
|  clk_50m_BUFG                         | vsync_unit/wall3_x_reg_reg[9][0]                              | reset_IBUF       |                8 |             18 |
|  clk_50m_BUFG                         |                                                               | reset_IBUF       |               19 |             38 |
+---------------------------------------+---------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                     2 |
| 8      |                     2 |
| 10     |                     4 |
| 16+    |                     3 |
+--------+-----------------------+


