Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interface_tb_behav xil_defaultlib.interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/laperex/Programming/Vivado/uart/uart.srcs/sources_1/new/uart.v" Line 135. Module serial_uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laperex/Programming/Vivado/uart/uart.srcs/sources_1/new/uart.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laperex/Programming/Vivado/uart/uart.srcs/sources_1/new/uart.v" Line 135. Module serial_uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/laperex/Programming/Vivado/uart/uart.srcs/sources_1/new/uart.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_uart_tx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.interface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interface_tb_behav
