-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "10/29/2024 13:21:13"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

PACKAGE fft16_data_type IS

TYPE x_0_neg_11_type IS ARRAY (0 DOWNTO -11) OF std_logic;
TYPE x_0_neg_11_0_15_type IS ARRAY (0 TO 15) OF x_0_neg_11_type;
SUBTYPE x_type IS x_0_neg_11_0_15_type;

TYPE z_0_neg_11_type IS ARRAY (0 DOWNTO -11) OF std_logic;
TYPE z_0_neg_11_0_8_type IS ARRAY (0 TO 8) OF z_0_neg_11_type;
SUBTYPE z_type IS z_0_neg_11_0_8_type;

END fft16_data_type;

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
LIBRARY WORK;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.FFT16_DATA_TYPE.ALL;

ENTITY 	fft16 IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	load_data : IN std_logic;
	x : IN x_type;
	z : OUT z_type
	);
END fft16;

-- Design Ports Information
-- z[8][-11]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-10]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-9]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-8]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-7]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-6]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-5]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-4]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-3]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-2]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][-1]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[8][0]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-11]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-10]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-9]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-7]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-4]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-2]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][-1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[7][0]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-11]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-10]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-9]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-8]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-5]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-3]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][-1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[6][0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-11]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-9]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-8]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-6]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-5]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-2]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][-1]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[5][0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-10]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-9]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-8]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-7]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-5]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-2]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][-1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[4][0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-11]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-10]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-9]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-8]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-7]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-2]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][-1]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[3][0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-10]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-9]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-7]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][-1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[2][0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-11]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-10]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-9]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-7]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-6]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-5]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-4]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-3]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][-1]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[1][0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-11]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-10]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-8]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-7]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-6]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-5]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-2]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][-1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- z[0][0]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-8]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- load_data	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-8]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-9]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-9]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-10]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-10]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-11]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-11]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-7]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-6]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-6]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-5]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-4]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-4]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-2]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-2]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][-1]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][-1]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[4][0]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[12][0]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-8]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-9]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-9]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-10]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-10]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-11]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-5]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-5]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-3]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-3]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-2]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-2]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][-1]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][-1]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[0][0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[8][0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-8]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-8]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-9]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-10]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-10]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-11]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-11]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-7]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-8]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-10]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-10]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-11]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-7]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-7]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-8]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-8]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-9]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-10]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-11]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-7]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-7]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-10]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-10]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-11]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-11]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-8]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-8]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-9]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-9]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-10]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-10]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-11]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-11]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-7]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-8]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-8]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-9]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-10]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-10]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-11]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-11]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-6]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-6]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-6]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-5]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-5]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-5]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-5]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-5]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-5]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-5]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-4]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-4]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-4]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-3]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-3]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-3]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-3]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-3]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-3]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-2]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-2]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-2]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-2]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-2]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][-1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][-1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][-1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][-1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][-1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][-1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][-1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][-1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][-1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][-1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][-1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][-1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[2][0]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[10][0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[6][0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[14][0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[1][0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[9][0]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[5][0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[13][0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[3][0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[11][0]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[7][0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- x[15][0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF fft16 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_load_data : std_logic;
SIGNAL ww_x : x_type;
SIGNAL ww_z : z_type;
SIGNAL \Mult16|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult16|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult15|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult15|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult14|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult14|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult13|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult13|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult12|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult12|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult16|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult16|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult16|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult15|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult15|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult15|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult14|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult14|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult14|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult13|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult13|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult13|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult12|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult12|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult12|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult16|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~10\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_out2~11\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \z[8][-11]~output_o\ : std_logic;
SIGNAL \z[8][-10]~output_o\ : std_logic;
SIGNAL \z[8][-9]~output_o\ : std_logic;
SIGNAL \z[8][-8]~output_o\ : std_logic;
SIGNAL \z[8][-7]~output_o\ : std_logic;
SIGNAL \z[8][-6]~output_o\ : std_logic;
SIGNAL \z[8][-5]~output_o\ : std_logic;
SIGNAL \z[8][-4]~output_o\ : std_logic;
SIGNAL \z[8][-3]~output_o\ : std_logic;
SIGNAL \z[8][-2]~output_o\ : std_logic;
SIGNAL \z[8][-1]~output_o\ : std_logic;
SIGNAL \z[8][0]~output_o\ : std_logic;
SIGNAL \z[7][-11]~output_o\ : std_logic;
SIGNAL \z[7][-10]~output_o\ : std_logic;
SIGNAL \z[7][-9]~output_o\ : std_logic;
SIGNAL \z[7][-8]~output_o\ : std_logic;
SIGNAL \z[7][-7]~output_o\ : std_logic;
SIGNAL \z[7][-6]~output_o\ : std_logic;
SIGNAL \z[7][-5]~output_o\ : std_logic;
SIGNAL \z[7][-4]~output_o\ : std_logic;
SIGNAL \z[7][-3]~output_o\ : std_logic;
SIGNAL \z[7][-2]~output_o\ : std_logic;
SIGNAL \z[7][-1]~output_o\ : std_logic;
SIGNAL \z[7][0]~output_o\ : std_logic;
SIGNAL \z[6][-11]~output_o\ : std_logic;
SIGNAL \z[6][-10]~output_o\ : std_logic;
SIGNAL \z[6][-9]~output_o\ : std_logic;
SIGNAL \z[6][-8]~output_o\ : std_logic;
SIGNAL \z[6][-7]~output_o\ : std_logic;
SIGNAL \z[6][-6]~output_o\ : std_logic;
SIGNAL \z[6][-5]~output_o\ : std_logic;
SIGNAL \z[6][-4]~output_o\ : std_logic;
SIGNAL \z[6][-3]~output_o\ : std_logic;
SIGNAL \z[6][-2]~output_o\ : std_logic;
SIGNAL \z[6][-1]~output_o\ : std_logic;
SIGNAL \z[6][0]~output_o\ : std_logic;
SIGNAL \z[5][-11]~output_o\ : std_logic;
SIGNAL \z[5][-10]~output_o\ : std_logic;
SIGNAL \z[5][-9]~output_o\ : std_logic;
SIGNAL \z[5][-8]~output_o\ : std_logic;
SIGNAL \z[5][-7]~output_o\ : std_logic;
SIGNAL \z[5][-6]~output_o\ : std_logic;
SIGNAL \z[5][-5]~output_o\ : std_logic;
SIGNAL \z[5][-4]~output_o\ : std_logic;
SIGNAL \z[5][-3]~output_o\ : std_logic;
SIGNAL \z[5][-2]~output_o\ : std_logic;
SIGNAL \z[5][-1]~output_o\ : std_logic;
SIGNAL \z[5][0]~output_o\ : std_logic;
SIGNAL \z[4][-11]~output_o\ : std_logic;
SIGNAL \z[4][-10]~output_o\ : std_logic;
SIGNAL \z[4][-9]~output_o\ : std_logic;
SIGNAL \z[4][-8]~output_o\ : std_logic;
SIGNAL \z[4][-7]~output_o\ : std_logic;
SIGNAL \z[4][-6]~output_o\ : std_logic;
SIGNAL \z[4][-5]~output_o\ : std_logic;
SIGNAL \z[4][-4]~output_o\ : std_logic;
SIGNAL \z[4][-3]~output_o\ : std_logic;
SIGNAL \z[4][-2]~output_o\ : std_logic;
SIGNAL \z[4][-1]~output_o\ : std_logic;
SIGNAL \z[4][0]~output_o\ : std_logic;
SIGNAL \z[3][-11]~output_o\ : std_logic;
SIGNAL \z[3][-10]~output_o\ : std_logic;
SIGNAL \z[3][-9]~output_o\ : std_logic;
SIGNAL \z[3][-8]~output_o\ : std_logic;
SIGNAL \z[3][-7]~output_o\ : std_logic;
SIGNAL \z[3][-6]~output_o\ : std_logic;
SIGNAL \z[3][-5]~output_o\ : std_logic;
SIGNAL \z[3][-4]~output_o\ : std_logic;
SIGNAL \z[3][-3]~output_o\ : std_logic;
SIGNAL \z[3][-2]~output_o\ : std_logic;
SIGNAL \z[3][-1]~output_o\ : std_logic;
SIGNAL \z[3][0]~output_o\ : std_logic;
SIGNAL \z[2][-11]~output_o\ : std_logic;
SIGNAL \z[2][-10]~output_o\ : std_logic;
SIGNAL \z[2][-9]~output_o\ : std_logic;
SIGNAL \z[2][-8]~output_o\ : std_logic;
SIGNAL \z[2][-7]~output_o\ : std_logic;
SIGNAL \z[2][-6]~output_o\ : std_logic;
SIGNAL \z[2][-5]~output_o\ : std_logic;
SIGNAL \z[2][-4]~output_o\ : std_logic;
SIGNAL \z[2][-3]~output_o\ : std_logic;
SIGNAL \z[2][-2]~output_o\ : std_logic;
SIGNAL \z[2][-1]~output_o\ : std_logic;
SIGNAL \z[2][0]~output_o\ : std_logic;
SIGNAL \z[1][-11]~output_o\ : std_logic;
SIGNAL \z[1][-10]~output_o\ : std_logic;
SIGNAL \z[1][-9]~output_o\ : std_logic;
SIGNAL \z[1][-8]~output_o\ : std_logic;
SIGNAL \z[1][-7]~output_o\ : std_logic;
SIGNAL \z[1][-6]~output_o\ : std_logic;
SIGNAL \z[1][-5]~output_o\ : std_logic;
SIGNAL \z[1][-4]~output_o\ : std_logic;
SIGNAL \z[1][-3]~output_o\ : std_logic;
SIGNAL \z[1][-2]~output_o\ : std_logic;
SIGNAL \z[1][-1]~output_o\ : std_logic;
SIGNAL \z[1][0]~output_o\ : std_logic;
SIGNAL \z[0][-11]~output_o\ : std_logic;
SIGNAL \z[0][-10]~output_o\ : std_logic;
SIGNAL \z[0][-9]~output_o\ : std_logic;
SIGNAL \z[0][-8]~output_o\ : std_logic;
SIGNAL \z[0][-7]~output_o\ : std_logic;
SIGNAL \z[0][-6]~output_o\ : std_logic;
SIGNAL \z[0][-5]~output_o\ : std_logic;
SIGNAL \z[0][-4]~output_o\ : std_logic;
SIGNAL \z[0][-3]~output_o\ : std_logic;
SIGNAL \z[0][-2]~output_o\ : std_logic;
SIGNAL \z[0][-1]~output_o\ : std_logic;
SIGNAL \z[0][0]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \x[7][-7]~input_o\ : std_logic;
SIGNAL \x_reg[7][-7]~feeder_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \load_data~input_o\ : std_logic;
SIGNAL \x_reg[7][-7]~q\ : std_logic;
SIGNAL \x[15][-7]~input_o\ : std_logic;
SIGNAL \x_reg[15][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-7]~q\ : std_logic;
SIGNAL \x[7][-8]~input_o\ : std_logic;
SIGNAL \x_reg[7][-8]~q\ : std_logic;
SIGNAL \x[15][-8]~input_o\ : std_logic;
SIGNAL \x_reg[15][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-8]~q\ : std_logic;
SIGNAL \x[15][-9]~input_o\ : std_logic;
SIGNAL \x_reg[15][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-9]~q\ : std_logic;
SIGNAL \x[7][-9]~input_o\ : std_logic;
SIGNAL \x_reg[7][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-9]~q\ : std_logic;
SIGNAL \x[15][-10]~input_o\ : std_logic;
SIGNAL \x_reg[15][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-10]~q\ : std_logic;
SIGNAL \x[7][-10]~input_o\ : std_logic;
SIGNAL \x_reg[7][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-10]~q\ : std_logic;
SIGNAL \x[15][-11]~input_o\ : std_logic;
SIGNAL \x_reg[15][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-11]~q\ : std_logic;
SIGNAL \x[7][-11]~input_o\ : std_logic;
SIGNAL \x_reg[7][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ : std_logic;
SIGNAL \x[3][-7]~input_o\ : std_logic;
SIGNAL \x_reg[3][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-7]~q\ : std_logic;
SIGNAL \x[11][-7]~input_o\ : std_logic;
SIGNAL \x_reg[11][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-7]~q\ : std_logic;
SIGNAL \x[3][-8]~input_o\ : std_logic;
SIGNAL \x_reg[3][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-8]~q\ : std_logic;
SIGNAL \x[11][-8]~input_o\ : std_logic;
SIGNAL \x_reg[11][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-8]~q\ : std_logic;
SIGNAL \x[3][-9]~input_o\ : std_logic;
SIGNAL \x_reg[3][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-9]~q\ : std_logic;
SIGNAL \x[11][-9]~input_o\ : std_logic;
SIGNAL \x_reg[11][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-9]~q\ : std_logic;
SIGNAL \x[11][-10]~input_o\ : std_logic;
SIGNAL \x_reg[11][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-10]~q\ : std_logic;
SIGNAL \x[3][-10]~input_o\ : std_logic;
SIGNAL \x_reg[3][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-10]~q\ : std_logic;
SIGNAL \x[11][-11]~input_o\ : std_logic;
SIGNAL \x_reg[11][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-11]~q\ : std_logic;
SIGNAL \x[3][-11]~input_o\ : std_logic;
SIGNAL \x_reg[3][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~q\ : std_logic;
SIGNAL \ar_sync[3][-11]~146_cout\ : std_logic;
SIGNAL \ar_sync[3][-11]~148\ : std_logic;
SIGNAL \ar_sync[3][-10]~150\ : std_logic;
SIGNAL \ar_sync[3][-9]~151_combout\ : std_logic;
SIGNAL \ar_sync[3][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[3][-9]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-9]~q\ : std_logic;
SIGNAL \x[13][-7]~input_o\ : std_logic;
SIGNAL \x_reg[13][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-7]~q\ : std_logic;
SIGNAL \x[5][-7]~input_o\ : std_logic;
SIGNAL \x_reg[5][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-7]~q\ : std_logic;
SIGNAL \x[5][-8]~input_o\ : std_logic;
SIGNAL \x_reg[5][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-8]~q\ : std_logic;
SIGNAL \x[13][-8]~input_o\ : std_logic;
SIGNAL \x_reg[13][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-8]~q\ : std_logic;
SIGNAL \x[5][-9]~input_o\ : std_logic;
SIGNAL \x_reg[5][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-9]~q\ : std_logic;
SIGNAL \x[13][-9]~input_o\ : std_logic;
SIGNAL \x_reg[13][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-9]~q\ : std_logic;
SIGNAL \x[13][-10]~input_o\ : std_logic;
SIGNAL \x_reg[13][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-10]~q\ : std_logic;
SIGNAL \x[5][-10]~input_o\ : std_logic;
SIGNAL \x_reg[5][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-10]~q\ : std_logic;
SIGNAL \x[13][-11]~input_o\ : std_logic;
SIGNAL \x_reg[13][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-11]~q\ : std_logic;
SIGNAL \x[5][-11]~input_o\ : std_logic;
SIGNAL \x_reg[5][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ : std_logic;
SIGNAL \x[1][-7]~input_o\ : std_logic;
SIGNAL \x_reg[1][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-7]~q\ : std_logic;
SIGNAL \x[9][-7]~input_o\ : std_logic;
SIGNAL \x_reg[9][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-7]~q\ : std_logic;
SIGNAL \x[1][-8]~input_o\ : std_logic;
SIGNAL \x_reg[1][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-8]~q\ : std_logic;
SIGNAL \x[9][-8]~input_o\ : std_logic;
SIGNAL \x_reg[9][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-8]~q\ : std_logic;
SIGNAL \x[9][-9]~input_o\ : std_logic;
SIGNAL \x_reg[9][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-9]~q\ : std_logic;
SIGNAL \x[1][-9]~input_o\ : std_logic;
SIGNAL \x_reg[1][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-9]~q\ : std_logic;
SIGNAL \x[1][-10]~input_o\ : std_logic;
SIGNAL \x_reg[1][-10]~q\ : std_logic;
SIGNAL \x[9][-10]~input_o\ : std_logic;
SIGNAL \x_reg[9][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-10]~q\ : std_logic;
SIGNAL \x[9][-11]~input_o\ : std_logic;
SIGNAL \x_reg[9][-11]~q\ : std_logic;
SIGNAL \x[1][-11]~input_o\ : std_logic;
SIGNAL \x_reg[1][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~q\ : std_logic;
SIGNAL \ar_sync[1][-11]~138_cout\ : std_logic;
SIGNAL \ar_sync[1][-11]~140\ : std_logic;
SIGNAL \ar_sync[1][-10]~142\ : std_logic;
SIGNAL \ar_sync[1][-9]~143_combout\ : std_logic;
SIGNAL \ar_sync[1][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[1][-9]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-9]~q\ : std_logic;
SIGNAL \ar_sync[3][-10]~149_combout\ : std_logic;
SIGNAL \ar_sync[3][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \br_latched[3][-10]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-10]~q\ : std_logic;
SIGNAL \ar_sync[1][-10]~141_combout\ : std_logic;
SIGNAL \ar_sync[1][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \br_latched[1][-10]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-10]~q\ : std_logic;
SIGNAL \ar_sync[1][-11]~139_combout\ : std_logic;
SIGNAL \ar_sync[1][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[1][-11]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-11]~q\ : std_logic;
SIGNAL \ar_sync[3][-11]~147_combout\ : std_logic;
SIGNAL \ar_sync[3][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[3][-11]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ : std_logic;
SIGNAL \x[2][-7]~input_o\ : std_logic;
SIGNAL \x_reg[2][-7]~q\ : std_logic;
SIGNAL \x[10][-7]~input_o\ : std_logic;
SIGNAL \x_reg[10][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-7]~q\ : std_logic;
SIGNAL \x[2][-8]~input_o\ : std_logic;
SIGNAL \x_reg[2][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-8]~q\ : std_logic;
SIGNAL \x[10][-8]~input_o\ : std_logic;
SIGNAL \x_reg[10][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-8]~q\ : std_logic;
SIGNAL \x[2][-9]~input_o\ : std_logic;
SIGNAL \x_reg[2][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-9]~q\ : std_logic;
SIGNAL \x[10][-9]~input_o\ : std_logic;
SIGNAL \x_reg[10][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-9]~q\ : std_logic;
SIGNAL \x[10][-10]~input_o\ : std_logic;
SIGNAL \x_reg[10][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-10]~q\ : std_logic;
SIGNAL \x[2][-10]~input_o\ : std_logic;
SIGNAL \x_reg[2][-10]~q\ : std_logic;
SIGNAL \x[2][-11]~input_o\ : std_logic;
SIGNAL \x_reg[2][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-11]~q\ : std_logic;
SIGNAL \x[10][-11]~input_o\ : std_logic;
SIGNAL \x_reg[10][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ : std_logic;
SIGNAL \x[6][-7]~input_o\ : std_logic;
SIGNAL \x_reg[6][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-7]~q\ : std_logic;
SIGNAL \x[14][-7]~input_o\ : std_logic;
SIGNAL \x_reg[14][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-7]~q\ : std_logic;
SIGNAL \x[14][-8]~input_o\ : std_logic;
SIGNAL \x_reg[14][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-8]~q\ : std_logic;
SIGNAL \x[6][-8]~input_o\ : std_logic;
SIGNAL \x_reg[6][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-8]~q\ : std_logic;
SIGNAL \x[14][-9]~input_o\ : std_logic;
SIGNAL \x_reg[14][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-9]~q\ : std_logic;
SIGNAL \x[6][-9]~input_o\ : std_logic;
SIGNAL \x_reg[6][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-9]~q\ : std_logic;
SIGNAL \x[14][-10]~input_o\ : std_logic;
SIGNAL \x_reg[14][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-10]~q\ : std_logic;
SIGNAL \x[6][-10]~input_o\ : std_logic;
SIGNAL \x_reg[6][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-10]~q\ : std_logic;
SIGNAL \x[14][-11]~input_o\ : std_logic;
SIGNAL \x_reg[14][-11]~q\ : std_logic;
SIGNAL \x[6][-11]~input_o\ : std_logic;
SIGNAL \x_reg[6][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~q\ : std_logic;
SIGNAL \ar_sync[2][-11]~130_cout\ : std_logic;
SIGNAL \ar_sync[2][-11]~132\ : std_logic;
SIGNAL \ar_sync[2][-10]~134\ : std_logic;
SIGNAL \ar_sync[2][-9]~135_combout\ : std_logic;
SIGNAL \ar_sync[2][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[2][-9]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-9]~q\ : std_logic;
SIGNAL \x[8][-7]~input_o\ : std_logic;
SIGNAL \x_reg[8][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-7]~q\ : std_logic;
SIGNAL \x[0][-7]~input_o\ : std_logic;
SIGNAL \x_reg[0][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-7]~q\ : std_logic;
SIGNAL \x[0][-8]~input_o\ : std_logic;
SIGNAL \x_reg[0][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-8]~q\ : std_logic;
SIGNAL \x[8][-8]~input_o\ : std_logic;
SIGNAL \x_reg[8][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-8]~q\ : std_logic;
SIGNAL \x[0][-9]~input_o\ : std_logic;
SIGNAL \x_reg[0][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-9]~q\ : std_logic;
SIGNAL \x[8][-9]~input_o\ : std_logic;
SIGNAL \x_reg[8][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-9]~q\ : std_logic;
SIGNAL \x[8][-10]~input_o\ : std_logic;
SIGNAL \x_reg[8][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-10]~q\ : std_logic;
SIGNAL \x[0][-10]~input_o\ : std_logic;
SIGNAL \x_reg[0][-10]~q\ : std_logic;
SIGNAL \x[0][-11]~input_o\ : std_logic;
SIGNAL \x_reg[0][-11]~q\ : std_logic;
SIGNAL \x[8][-11]~input_o\ : std_logic;
SIGNAL \x_reg[8][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ : std_logic;
SIGNAL \x[4][-7]~input_o\ : std_logic;
SIGNAL \x_reg[4][-7]~q\ : std_logic;
SIGNAL \x[12][-7]~input_o\ : std_logic;
SIGNAL \x_reg[12][-7]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-7]~q\ : std_logic;
SIGNAL \x[4][-8]~input_o\ : std_logic;
SIGNAL \x_reg[4][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-8]~q\ : std_logic;
SIGNAL \x[12][-8]~input_o\ : std_logic;
SIGNAL \x_reg[12][-8]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-8]~q\ : std_logic;
SIGNAL \x[12][-9]~input_o\ : std_logic;
SIGNAL \x_reg[12][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-9]~q\ : std_logic;
SIGNAL \x[4][-9]~input_o\ : std_logic;
SIGNAL \x_reg[4][-9]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-9]~q\ : std_logic;
SIGNAL \x[4][-10]~input_o\ : std_logic;
SIGNAL \x_reg[4][-10]~q\ : std_logic;
SIGNAL \x[12][-10]~input_o\ : std_logic;
SIGNAL \x_reg[12][-10]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-10]~q\ : std_logic;
SIGNAL \x[12][-11]~input_o\ : std_logic;
SIGNAL \x_reg[12][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-11]~q\ : std_logic;
SIGNAL \x[4][-11]~input_o\ : std_logic;
SIGNAL \x_reg[4][-11]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~q\ : std_logic;
SIGNAL \ar_sync[0][-11]~122_cout\ : std_logic;
SIGNAL \ar_sync[0][-11]~124\ : std_logic;
SIGNAL \ar_sync[0][-10]~126\ : std_logic;
SIGNAL \ar_sync[0][-9]~127_combout\ : std_logic;
SIGNAL \ar_sync[0][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[0][-9]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-9]~q\ : std_logic;
SIGNAL \ar_sync[2][-10]~133_combout\ : std_logic;
SIGNAL \ar_sync[2][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \br_latched[2][-10]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-10]~q\ : std_logic;
SIGNAL \ar_sync[0][-10]~125_combout\ : std_logic;
SIGNAL \ar_sync[0][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \br_latched[0][-10]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-10]~q\ : std_logic;
SIGNAL \ar_sync[0][-11]~123_combout\ : std_logic;
SIGNAL \ar_sync[0][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[0][-11]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-11]~q\ : std_logic;
SIGNAL \ar_sync[2][-11]~131_combout\ : std_logic;
SIGNAL \ar_sync[2][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[2][-11]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[8][-11]~97_cout\ : std_logic;
SIGNAL \yr_sync[8][-11]~98_combout\ : std_logic;
SIGNAL \x[3][-6]~input_o\ : std_logic;
SIGNAL \x_reg[3][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-6]~q\ : std_logic;
SIGNAL \x[11][-6]~input_o\ : std_logic;
SIGNAL \x_reg[11][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\ : std_logic;
SIGNAL \x[15][-6]~input_o\ : std_logic;
SIGNAL \x_reg[15][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-6]~q\ : std_logic;
SIGNAL \x[7][-6]~input_o\ : std_logic;
SIGNAL \x_reg[7][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[3][-9]~152\ : std_logic;
SIGNAL \ar_sync[3][-8]~159_combout\ : std_logic;
SIGNAL \ar_sync[3][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \br_latched[3][-8]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-8]~q\ : std_logic;
SIGNAL \x[5][-6]~input_o\ : std_logic;
SIGNAL \x_reg[5][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-6]~q\ : std_logic;
SIGNAL \x[13][-6]~input_o\ : std_logic;
SIGNAL \x_reg[13][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ : std_logic;
SIGNAL \x[1][-6]~input_o\ : std_logic;
SIGNAL \x_reg[1][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-6]~q\ : std_logic;
SIGNAL \x[9][-6]~input_o\ : std_logic;
SIGNAL \x_reg[9][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[1][-9]~144\ : std_logic;
SIGNAL \ar_sync[1][-8]~157_combout\ : std_logic;
SIGNAL \ar_sync[1][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \br_latched[1][-8]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\ : std_logic;
SIGNAL \x[10][-6]~input_o\ : std_logic;
SIGNAL \x_reg[10][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-6]~q\ : std_logic;
SIGNAL \x[2][-6]~input_o\ : std_logic;
SIGNAL \x_reg[2][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ : std_logic;
SIGNAL \x[14][-6]~input_o\ : std_logic;
SIGNAL \x_reg[14][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-6]~q\ : std_logic;
SIGNAL \x[6][-6]~input_o\ : std_logic;
SIGNAL \x_reg[6][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[2][-9]~136\ : std_logic;
SIGNAL \ar_sync[2][-8]~155_combout\ : std_logic;
SIGNAL \ar_sync[2][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \br_latched[2][-8]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-8]~q\ : std_logic;
SIGNAL \x[4][-6]~input_o\ : std_logic;
SIGNAL \x_reg[4][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-6]~q\ : std_logic;
SIGNAL \x[12][-6]~input_o\ : std_logic;
SIGNAL \x_reg[12][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ : std_logic;
SIGNAL \x[8][-6]~input_o\ : std_logic;
SIGNAL \x_reg[8][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-6]~q\ : std_logic;
SIGNAL \x[0][-6]~input_o\ : std_logic;
SIGNAL \x_reg[0][-6]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[0][-9]~128\ : std_logic;
SIGNAL \ar_sync[0][-8]~153_combout\ : std_logic;
SIGNAL \ar_sync[0][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \br_latched[0][-8]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\ : std_logic;
SIGNAL \yr_sync[8][-11]~99\ : std_logic;
SIGNAL \yr_sync[8][-10]~100_combout\ : std_logic;
SIGNAL \x[6][-5]~input_o\ : std_logic;
SIGNAL \x_reg[6][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-5]~q\ : std_logic;
SIGNAL \x[14][-5]~input_o\ : std_logic;
SIGNAL \x_reg[14][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ : std_logic;
SIGNAL \x[2][-5]~input_o\ : std_logic;
SIGNAL \x_reg[2][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-5]~q\ : std_logic;
SIGNAL \x[10][-5]~input_o\ : std_logic;
SIGNAL \x_reg[10][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[2][-8]~156\ : std_logic;
SIGNAL \ar_sync[2][-7]~163_combout\ : std_logic;
SIGNAL \ar_sync[2][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[2][-7]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-7]~q\ : std_logic;
SIGNAL \x[4][-5]~input_o\ : std_logic;
SIGNAL \x_reg[4][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-5]~q\ : std_logic;
SIGNAL \x[12][-5]~input_o\ : std_logic;
SIGNAL \x_reg[12][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ : std_logic;
SIGNAL \x[8][-5]~input_o\ : std_logic;
SIGNAL \x_reg[8][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-5]~q\ : std_logic;
SIGNAL \x[0][-5]~input_o\ : std_logic;
SIGNAL \x_reg[0][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[0][-8]~154\ : std_logic;
SIGNAL \ar_sync[0][-7]~161_combout\ : std_logic;
SIGNAL \ar_sync[0][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[0][-7]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ : std_logic;
SIGNAL \x[1][-5]~input_o\ : std_logic;
SIGNAL \x_reg[1][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-5]~q\ : std_logic;
SIGNAL \x[9][-5]~input_o\ : std_logic;
SIGNAL \x_reg[9][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ : std_logic;
SIGNAL \x[13][-5]~input_o\ : std_logic;
SIGNAL \x_reg[13][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-5]~q\ : std_logic;
SIGNAL \x[5][-5]~input_o\ : std_logic;
SIGNAL \x_reg[5][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[1][-8]~158\ : std_logic;
SIGNAL \ar_sync[1][-7]~165_combout\ : std_logic;
SIGNAL \ar_sync[1][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[1][-7]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-7]~q\ : std_logic;
SIGNAL \x[3][-5]~input_o\ : std_logic;
SIGNAL \x_reg[3][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-5]~q\ : std_logic;
SIGNAL \x[11][-5]~input_o\ : std_logic;
SIGNAL \x_reg[11][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ : std_logic;
SIGNAL \x[7][-5]~input_o\ : std_logic;
SIGNAL \x_reg[7][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-5]~q\ : std_logic;
SIGNAL \x[15][-5]~input_o\ : std_logic;
SIGNAL \x_reg[15][-5]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[3][-8]~160\ : std_logic;
SIGNAL \ar_sync[3][-7]~167_combout\ : std_logic;
SIGNAL \ar_sync[3][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[3][-7]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[8][-10]~101\ : std_logic;
SIGNAL \yr_sync[8][-9]~102_combout\ : std_logic;
SIGNAL \x[13][-4]~input_o\ : std_logic;
SIGNAL \x_reg[13][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-4]~q\ : std_logic;
SIGNAL \x[5][-4]~input_o\ : std_logic;
SIGNAL \x_reg[5][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\ : std_logic;
SIGNAL \x[9][-4]~input_o\ : std_logic;
SIGNAL \x_reg[9][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-4]~q\ : std_logic;
SIGNAL \x[1][-4]~input_o\ : std_logic;
SIGNAL \x_reg[1][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[1][-7]~166\ : std_logic;
SIGNAL \ar_sync[1][-6]~173_combout\ : std_logic;
SIGNAL \ar_sync[1][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \br_latched[1][-6]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-6]~q\ : std_logic;
SIGNAL \x[15][-4]~input_o\ : std_logic;
SIGNAL \x_reg[15][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-4]~q\ : std_logic;
SIGNAL \x[7][-4]~input_o\ : std_logic;
SIGNAL \x_reg[7][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ : std_logic;
SIGNAL \x[11][-4]~input_o\ : std_logic;
SIGNAL \x_reg[11][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-4]~q\ : std_logic;
SIGNAL \x[3][-4]~input_o\ : std_logic;
SIGNAL \x_reg[3][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[3][-7]~168\ : std_logic;
SIGNAL \ar_sync[3][-6]~175_combout\ : std_logic;
SIGNAL \ar_sync[3][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \br_latched[3][-6]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ : std_logic;
SIGNAL \x[10][-4]~input_o\ : std_logic;
SIGNAL \x_reg[10][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-4]~q\ : std_logic;
SIGNAL \x[2][-4]~input_o\ : std_logic;
SIGNAL \x_reg[2][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\ : std_logic;
SIGNAL \x[14][-4]~input_o\ : std_logic;
SIGNAL \x_reg[14][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-4]~q\ : std_logic;
SIGNAL \x[6][-4]~input_o\ : std_logic;
SIGNAL \x_reg[6][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[2][-7]~164\ : std_logic;
SIGNAL \ar_sync[2][-6]~171_combout\ : std_logic;
SIGNAL \ar_sync[2][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \br_latched[2][-6]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-6]~q\ : std_logic;
SIGNAL \x[8][-4]~input_o\ : std_logic;
SIGNAL \x_reg[8][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-4]~q\ : std_logic;
SIGNAL \x[0][-4]~input_o\ : std_logic;
SIGNAL \x_reg[0][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\ : std_logic;
SIGNAL \x[4][-4]~input_o\ : std_logic;
SIGNAL \x_reg[4][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-4]~q\ : std_logic;
SIGNAL \x[12][-4]~input_o\ : std_logic;
SIGNAL \x_reg[12][-4]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[0][-7]~162\ : std_logic;
SIGNAL \ar_sync[0][-6]~169_combout\ : std_logic;
SIGNAL \ar_sync[0][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \br_latched[0][-6]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[8][-9]~103\ : std_logic;
SIGNAL \yr_sync[8][-8]~104_combout\ : std_logic;
SIGNAL \x[9][-3]~input_o\ : std_logic;
SIGNAL \x_reg[9][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-3]~q\ : std_logic;
SIGNAL \x[1][-3]~input_o\ : std_logic;
SIGNAL \x_reg[1][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ : std_logic;
SIGNAL \x[5][-3]~input_o\ : std_logic;
SIGNAL \x_reg[5][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-3]~q\ : std_logic;
SIGNAL \x[13][-3]~input_o\ : std_logic;
SIGNAL \x_reg[13][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[1][-6]~174\ : std_logic;
SIGNAL \ar_sync[1][-5]~181_combout\ : std_logic;
SIGNAL \ar_sync[1][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[1][-5]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-5]~q\ : std_logic;
SIGNAL \x[7][-3]~input_o\ : std_logic;
SIGNAL \x_reg[7][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-3]~q\ : std_logic;
SIGNAL \x[15][-3]~input_o\ : std_logic;
SIGNAL \x_reg[15][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ : std_logic;
SIGNAL \x[3][-3]~input_o\ : std_logic;
SIGNAL \x_reg[3][-3]~q\ : std_logic;
SIGNAL \x[11][-3]~input_o\ : std_logic;
SIGNAL \x_reg[11][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[3][-6]~176\ : std_logic;
SIGNAL \ar_sync[3][-5]~183_combout\ : std_logic;
SIGNAL \ar_sync[3][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[3][-5]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ : std_logic;
SIGNAL \x[4][-3]~input_o\ : std_logic;
SIGNAL \x_reg[4][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-3]~q\ : std_logic;
SIGNAL \x[12][-3]~input_o\ : std_logic;
SIGNAL \x_reg[12][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ : std_logic;
SIGNAL \x[0][-3]~input_o\ : std_logic;
SIGNAL \x_reg[0][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-3]~q\ : std_logic;
SIGNAL \x[8][-3]~input_o\ : std_logic;
SIGNAL \x_reg[8][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[0][-6]~170\ : std_logic;
SIGNAL \ar_sync[0][-5]~177_combout\ : std_logic;
SIGNAL \ar_sync[0][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[0][-5]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-5]~q\ : std_logic;
SIGNAL \x[6][-3]~input_o\ : std_logic;
SIGNAL \x_reg[6][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-3]~q\ : std_logic;
SIGNAL \x[14][-3]~input_o\ : std_logic;
SIGNAL \x_reg[14][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ : std_logic;
SIGNAL \x[10][-3]~input_o\ : std_logic;
SIGNAL \x_reg[10][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-3]~q\ : std_logic;
SIGNAL \x[2][-3]~input_o\ : std_logic;
SIGNAL \x_reg[2][-3]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[2][-6]~172\ : std_logic;
SIGNAL \ar_sync[2][-5]~179_combout\ : std_logic;
SIGNAL \ar_sync[2][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[2][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ : std_logic;
SIGNAL \yr_sync[8][-8]~105\ : std_logic;
SIGNAL \yr_sync[8][-7]~106_combout\ : std_logic;
SIGNAL \x[5][-2]~input_o\ : std_logic;
SIGNAL \x_reg[5][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-2]~q\ : std_logic;
SIGNAL \x[13][-2]~input_o\ : std_logic;
SIGNAL \x_reg[13][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ : std_logic;
SIGNAL \x[1][-2]~input_o\ : std_logic;
SIGNAL \x_reg[1][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-2]~q\ : std_logic;
SIGNAL \x[9][-2]~input_o\ : std_logic;
SIGNAL \x_reg[9][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[1][-5]~182\ : std_logic;
SIGNAL \ar_sync[1][-4]~189_combout\ : std_logic;
SIGNAL \ar_sync[1][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \br_latched[1][-4]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-4]~q\ : std_logic;
SIGNAL \x[11][-2]~input_o\ : std_logic;
SIGNAL \x_reg[11][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-2]~q\ : std_logic;
SIGNAL \x[3][-2]~input_o\ : std_logic;
SIGNAL \x_reg[3][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\ : std_logic;
SIGNAL \x[7][-2]~input_o\ : std_logic;
SIGNAL \x_reg[7][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-2]~q\ : std_logic;
SIGNAL \x[15][-2]~input_o\ : std_logic;
SIGNAL \x_reg[15][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[3][-5]~184\ : std_logic;
SIGNAL \ar_sync[3][-4]~191_combout\ : std_logic;
SIGNAL \ar_sync[3][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \br_latched[3][-4]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ : std_logic;
SIGNAL \x[2][-2]~input_o\ : std_logic;
SIGNAL \x_reg[2][-2]~q\ : std_logic;
SIGNAL \x[10][-2]~input_o\ : std_logic;
SIGNAL \x_reg[10][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ : std_logic;
SIGNAL \x[6][-2]~input_o\ : std_logic;
SIGNAL \x_reg[6][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-2]~q\ : std_logic;
SIGNAL \x[14][-2]~input_o\ : std_logic;
SIGNAL \x_reg[14][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[2][-5]~180\ : std_logic;
SIGNAL \ar_sync[2][-4]~187_combout\ : std_logic;
SIGNAL \ar_sync[2][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \br_latched[2][-4]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-4]~q\ : std_logic;
SIGNAL \x[4][-2]~input_o\ : std_logic;
SIGNAL \x_reg[4][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-2]~q\ : std_logic;
SIGNAL \x[12][-2]~input_o\ : std_logic;
SIGNAL \x_reg[12][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ : std_logic;
SIGNAL \x[0][-2]~input_o\ : std_logic;
SIGNAL \x_reg[0][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-2]~q\ : std_logic;
SIGNAL \x[8][-2]~input_o\ : std_logic;
SIGNAL \x_reg[8][-2]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[0][-5]~178\ : std_logic;
SIGNAL \ar_sync[0][-4]~185_combout\ : std_logic;
SIGNAL \ar_sync[0][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \br_latched[0][-4]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\ : std_logic;
SIGNAL \yr_sync[8][-7]~107\ : std_logic;
SIGNAL \yr_sync[8][-6]~108_combout\ : std_logic;
SIGNAL \x[12][-1]~input_o\ : std_logic;
SIGNAL \x_reg[12][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][-1]~q\ : std_logic;
SIGNAL \x[4][-1]~input_o\ : std_logic;
SIGNAL \x_reg[4][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ : std_logic;
SIGNAL \x[8][-1]~input_o\ : std_logic;
SIGNAL \x_reg[8][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][-1]~q\ : std_logic;
SIGNAL \x[0][-1]~input_o\ : std_logic;
SIGNAL \x_reg[0][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[0][-4]~186\ : std_logic;
SIGNAL \ar_sync[0][-3]~193_combout\ : std_logic;
SIGNAL \ar_sync[0][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \br_latched[0][-3]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-3]~q\ : std_logic;
SIGNAL \x[14][-1]~input_o\ : std_logic;
SIGNAL \x_reg[14][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][-1]~q\ : std_logic;
SIGNAL \x[6][-1]~input_o\ : std_logic;
SIGNAL \x_reg[6][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ : std_logic;
SIGNAL \x[10][-1]~input_o\ : std_logic;
SIGNAL \x_reg[10][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[10][-1]~q\ : std_logic;
SIGNAL \x[2][-1]~input_o\ : std_logic;
SIGNAL \x_reg[2][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[2][-4]~188\ : std_logic;
SIGNAL \ar_sync[2][-3]~195_combout\ : std_logic;
SIGNAL \ar_sync[2][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \br_latched[2][-3]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ : std_logic;
SIGNAL \x[13][-1]~input_o\ : std_logic;
SIGNAL \x_reg[13][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][-1]~q\ : std_logic;
SIGNAL \x[5][-1]~input_o\ : std_logic;
SIGNAL \x_reg[5][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ : std_logic;
SIGNAL \x[9][-1]~input_o\ : std_logic;
SIGNAL \x_reg[9][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][-1]~q\ : std_logic;
SIGNAL \x[1][-1]~input_o\ : std_logic;
SIGNAL \x_reg[1][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[1][-4]~190\ : std_logic;
SIGNAL \ar_sync[1][-3]~197_combout\ : std_logic;
SIGNAL \ar_sync[1][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \br_latched[1][-3]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-3]~q\ : std_logic;
SIGNAL \x[11][-1]~input_o\ : std_logic;
SIGNAL \x_reg[11][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[11][-1]~q\ : std_logic;
SIGNAL \x[3][-1]~input_o\ : std_logic;
SIGNAL \x_reg[3][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ : std_logic;
SIGNAL \x[7][-1]~input_o\ : std_logic;
SIGNAL \x_reg[7][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][-1]~q\ : std_logic;
SIGNAL \x[15][-1]~input_o\ : std_logic;
SIGNAL \x_reg[15][-1]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[3][-4]~192\ : std_logic;
SIGNAL \ar_sync[3][-3]~199_combout\ : std_logic;
SIGNAL \ar_sync[3][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \br_latched[3][-3]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ : std_logic;
SIGNAL \yr_sync[8][-6]~109\ : std_logic;
SIGNAL \yr_sync[8][-5]~110_combout\ : std_logic;
SIGNAL \x[12][0]~input_o\ : std_logic;
SIGNAL \x_reg[12][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[12][0]~q\ : std_logic;
SIGNAL \x[4][0]~input_o\ : std_logic;
SIGNAL \x_reg[4][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[4][0]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ : std_logic;
SIGNAL \x[8][0]~input_o\ : std_logic;
SIGNAL \x_reg[8][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[8][0]~q\ : std_logic;
SIGNAL \x[0][0]~input_o\ : std_logic;
SIGNAL \x_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[0][0]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[0][-3]~194\ : std_logic;
SIGNAL \ar_sync[0][-2]~201_combout\ : std_logic;
SIGNAL \ar_sync[0][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[0][-2]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-2]~q\ : std_logic;
SIGNAL \x[6][0]~input_o\ : std_logic;
SIGNAL \x_reg[6][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[6][0]~q\ : std_logic;
SIGNAL \x[14][0]~input_o\ : std_logic;
SIGNAL \x_reg[14][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[14][0]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ : std_logic;
SIGNAL \x[10][0]~input_o\ : std_logic;
SIGNAL \x_reg[10][0]~q\ : std_logic;
SIGNAL \x[2][0]~input_o\ : std_logic;
SIGNAL \x_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[2][0]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[2][-3]~196\ : std_logic;
SIGNAL \ar_sync[2][-2]~203_combout\ : std_logic;
SIGNAL \ar_sync[2][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[2][-2]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\ : std_logic;
SIGNAL \x[15][0]~input_o\ : std_logic;
SIGNAL \x_reg[15][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[15][0]~q\ : std_logic;
SIGNAL \x[7][0]~input_o\ : std_logic;
SIGNAL \x_reg[7][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[7][0]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\ : std_logic;
SIGNAL \x[3][0]~input_o\ : std_logic;
SIGNAL \x_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[3][0]~q\ : std_logic;
SIGNAL \x[11][0]~input_o\ : std_logic;
SIGNAL \x_reg[11][0]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[3][-3]~200\ : std_logic;
SIGNAL \ar_sync[3][-2]~207_combout\ : std_logic;
SIGNAL \ar_sync[3][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[3][-2]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-2]~q\ : std_logic;
SIGNAL \x[5][0]~input_o\ : std_logic;
SIGNAL \x_reg[5][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[5][0]~q\ : std_logic;
SIGNAL \x[13][0]~input_o\ : std_logic;
SIGNAL \x_reg[13][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[13][0]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ : std_logic;
SIGNAL \x[1][0]~input_o\ : std_logic;
SIGNAL \x_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[1][0]~q\ : std_logic;
SIGNAL \x[9][0]~input_o\ : std_logic;
SIGNAL \x_reg[9][0]~feeder_combout\ : std_logic;
SIGNAL \x_reg[9][0]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[1][-3]~198\ : std_logic;
SIGNAL \ar_sync[1][-2]~205_combout\ : std_logic;
SIGNAL \ar_sync[1][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[1][-2]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[8][-5]~111\ : std_logic;
SIGNAL \yr_sync[8][-4]~112_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \ar_sync[3][-2]~208\ : std_logic;
SIGNAL \ar_sync[3][-1]~215_combout\ : std_logic;
SIGNAL \ar_sync[3][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[3][-1]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \ar_sync[1][-2]~206\ : std_logic;
SIGNAL \ar_sync[1][-1]~213_combout\ : std_logic;
SIGNAL \ar_sync[1][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[1][-1]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \ar_sync[2][-2]~204\ : std_logic;
SIGNAL \ar_sync[2][-1]~211_combout\ : std_logic;
SIGNAL \ar_sync[2][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[2][-1]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \ar_sync[0][-2]~202\ : std_logic;
SIGNAL \ar_sync[0][-1]~209_combout\ : std_logic;
SIGNAL \ar_sync[0][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[0][-1]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ : std_logic;
SIGNAL \yr_sync[8][-4]~113\ : std_logic;
SIGNAL \yr_sync[8][-3]~114_combout\ : std_logic;
SIGNAL \ar_sync[1][-1]~214\ : std_logic;
SIGNAL \ar_sync[1][0]~221_combout\ : std_logic;
SIGNAL \ar_sync[1][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[1][0]~q\ : std_logic;
SIGNAL \ar_sync[3][-1]~216\ : std_logic;
SIGNAL \ar_sync[3][0]~223_combout\ : std_logic;
SIGNAL \ar_sync[3][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[3][0]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[2][-1]~212\ : std_logic;
SIGNAL \ar_sync[2][0]~219_combout\ : std_logic;
SIGNAL \ar_sync[2][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[2][0]~q\ : std_logic;
SIGNAL \ar_sync[0][-1]~210\ : std_logic;
SIGNAL \ar_sync[0][0]~217_combout\ : std_logic;
SIGNAL \ar_sync[0][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[0][0]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[8][-3]~115\ : std_logic;
SIGNAL \yr_sync[8][-2]~116_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[8][-2]~117\ : std_logic;
SIGNAL \yr_sync[8][-1]~118_combout\ : std_logic;
SIGNAL \yr_sync[8][-1]~119\ : std_logic;
SIGNAL \yr_sync[8][0]~120_combout\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult16|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[8][-11]\ : std_logic;
SIGNAL \z[8][-11]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-11]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-10]\ : std_logic;
SIGNAL \z[8][-10]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-10]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-9]\ : std_logic;
SIGNAL \z[8][-9]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-9]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-8]\ : std_logic;
SIGNAL \z[8][-8]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-8]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-7]\ : std_logic;
SIGNAL \z[8][-7]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-7]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-6]\ : std_logic;
SIGNAL \z[8][-6]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-6]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-5]\ : std_logic;
SIGNAL \z[8][-5]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-5]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-4]\ : std_logic;
SIGNAL \z[8][-4]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-4]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-3]\ : std_logic;
SIGNAL \z[8][-3]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-3]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-2]\ : std_logic;
SIGNAL \z[8][-2]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-2]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][-1]\ : std_logic;
SIGNAL \z[8][-1]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][-1]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[8][0]\ : std_logic;
SIGNAL \z[8][0]~reg0feeder_combout\ : std_logic;
SIGNAL \z[8][0]~reg0_q\ : std_logic;
SIGNAL \ar_sync[8][-10]~96_cout\ : std_logic;
SIGNAL \ar_sync[8][-10]~98_cout\ : std_logic;
SIGNAL \ar_sync[8][-10]~99_combout\ : std_logic;
SIGNAL \ar_sync[8][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ : std_logic;
SIGNAL \ar_sync[8][-10]~100\ : std_logic;
SIGNAL \ar_sync[8][-9]~101_combout\ : std_logic;
SIGNAL \ar_sync[8][-9]~q\ : std_logic;
SIGNAL \ar_sync[8][-9]~102\ : std_logic;
SIGNAL \ar_sync[8][-8]~103_combout\ : std_logic;
SIGNAL \ar_sync[8][-8]~q\ : std_logic;
SIGNAL \ar_sync[8][-8]~104\ : std_logic;
SIGNAL \ar_sync[8][-7]~105_combout\ : std_logic;
SIGNAL \ar_sync[8][-7]~q\ : std_logic;
SIGNAL \ar_sync[8][-7]~106\ : std_logic;
SIGNAL \ar_sync[8][-6]~107_combout\ : std_logic;
SIGNAL \ar_sync[8][-6]~q\ : std_logic;
SIGNAL \ar_sync[8][-6]~108\ : std_logic;
SIGNAL \ar_sync[8][-5]~109_combout\ : std_logic;
SIGNAL \ar_sync[8][-5]~q\ : std_logic;
SIGNAL \ar_sync[8][-5]~110\ : std_logic;
SIGNAL \ar_sync[8][-4]~111_combout\ : std_logic;
SIGNAL \ar_sync[8][-4]~q\ : std_logic;
SIGNAL \ar_sync[8][-4]~112\ : std_logic;
SIGNAL \ar_sync[8][-3]~113_combout\ : std_logic;
SIGNAL \ar_sync[8][-3]~q\ : std_logic;
SIGNAL \ar_sync[8][-3]~114\ : std_logic;
SIGNAL \ar_sync[8][-2]~115_combout\ : std_logic;
SIGNAL \ar_sync[8][-2]~q\ : std_logic;
SIGNAL \ar_sync[8][-2]~116\ : std_logic;
SIGNAL \ar_sync[8][-1]~117_combout\ : std_logic;
SIGNAL \ar_sync[8][-1]~q\ : std_logic;
SIGNAL \ar_sync[8][-1]~118\ : std_logic;
SIGNAL \ar_sync[8][0]~119_combout\ : std_logic;
SIGNAL \ar_sync[8][0]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12_cout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~34\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[0]~35_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~33_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~31_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~29_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~27_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~25_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~23_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~21_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~19_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~17_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~15_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12_cout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~23_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[14][-7]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~25_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[14][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~27_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[14][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~29_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[14][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~19_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~q\ : std_logic;
SIGNAL \ar_sync[14][-9]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~15_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~q\ : std_logic;
SIGNAL \ar_sync[14][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~21_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[14][-8]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~17_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~q\ : std_logic;
SIGNAL \ar_sync[14][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~33_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[14][-2]~feeder_combout\ : std_logic;
SIGNAL \ar_sync[14][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~31_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[14][-3]~feeder_combout\ : std_logic;
SIGNAL \ar_sync[14][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\ : std_logic;
SIGNAL \ai_sync[14][-2]~feeder_combout\ : std_logic;
SIGNAL \ai_sync[14][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \ai_sync[14][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\ : std_logic;
SIGNAL \ai_sync[14][-3]~feeder_combout\ : std_logic;
SIGNAL \ai_sync[14][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\ : std_logic;
SIGNAL \ai_sync[14][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\ : std_logic;
SIGNAL \ai_sync[14][-7]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\ : std_logic;
SIGNAL \ai_sync[14][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\ : std_logic;
SIGNAL \ai_sync[14][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\ : std_logic;
SIGNAL \ai_sync[14][-10]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\ : std_logic;
SIGNAL \ai_sync[14][-8]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\ : std_logic;
SIGNAL \ai_sync[14][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\ : std_logic;
SIGNAL \ai_sync[14][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \bi_latched[14][-11]~106\ : std_logic;
SIGNAL \bi_latched[14][-10]~107_combout\ : std_logic;
SIGNAL \bi_latched[14][-10]~q\ : std_logic;
SIGNAL \bi_latched[14][-11]~105_combout\ : std_logic;
SIGNAL \bi_latched[14][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12_cout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~33_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[13][-2]~feeder_combout\ : std_logic;
SIGNAL \ar_sync[13][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~34\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[0]~35_combout\ : std_logic;
SIGNAL \ar_sync[13][-1]~feeder_combout\ : std_logic;
SIGNAL \ar_sync[13][-1]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~31_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[13][-3]~feeder_combout\ : std_logic;
SIGNAL \ar_sync[13][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~19_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~q\ : std_logic;
SIGNAL \ar_sync[13][-9]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~15_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~q\ : std_logic;
SIGNAL \ar_sync[13][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~21_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[13][-8]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~17_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~q\ : std_logic;
SIGNAL \ar_sync[13][-10]~feeder_combout\ : std_logic;
SIGNAL \ar_sync[13][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~23_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[13][-7]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~27_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[13][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~29_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[13][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~25_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[13][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][4]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\ : std_logic;
SIGNAL \ai_sync[13][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\ : std_logic;
SIGNAL \ai_sync[13][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\ : std_logic;
SIGNAL \ai_sync[13][-5]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\ : std_logic;
SIGNAL \ai_sync[13][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\ : std_logic;
SIGNAL \ai_sync[13][-8]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\ : std_logic;
SIGNAL \ai_sync[13][-9]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\ : std_logic;
SIGNAL \ai_sync[13][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\ : std_logic;
SIGNAL \ai_sync[13][-10]~feeder_combout\ : std_logic;
SIGNAL \ai_sync[13][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][6]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \ai_sync[13][-1]~feeder_combout\ : std_logic;
SIGNAL \ai_sync[13][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\ : std_logic;
SIGNAL \ai_sync[13][-2]~feeder_combout\ : std_logic;
SIGNAL \ai_sync[13][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\ : std_logic;
SIGNAL \ai_sync[13][-3]~feeder_combout\ : std_logic;
SIGNAL \ai_sync[13][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ : std_logic;
SIGNAL \br_latched[13][-11]~73\ : std_logic;
SIGNAL \br_latched[13][-10]~74_combout\ : std_logic;
SIGNAL \br_latched[13][-10]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\ : std_logic;
SIGNAL \ai_sync[15][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\ : std_logic;
SIGNAL \ai_sync[15][-7]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\ : std_logic;
SIGNAL \ai_sync[15][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\ : std_logic;
SIGNAL \ai_sync[15][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\ : std_logic;
SIGNAL \ai_sync[15][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\ : std_logic;
SIGNAL \ai_sync[15][-11]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\ : std_logic;
SIGNAL \ai_sync[15][-8]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\ : std_logic;
SIGNAL \ai_sync[15][-10]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\ : std_logic;
SIGNAL \ai_sync[15][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12_cout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~31_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[15][-3]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~33_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~q\ : std_logic;
SIGNAL \ar_sync[15][-2]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~34\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[0]~35_combout\ : std_logic;
SIGNAL \ar_sync[15][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~25_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~q\ : std_logic;
SIGNAL \ar_sync[15][-6]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~23_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~q\ : std_logic;
SIGNAL \ar_sync[15][-7]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~29_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[15][-4]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~27_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[15][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~17_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~q\ : std_logic;
SIGNAL \ar_sync[15][-10]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~19_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~q\ : std_logic;
SIGNAL \ar_sync[15][-9]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~21_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[15][-8]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~15_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~q\ : std_logic;
SIGNAL \ar_sync[15][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[15][-11]~77\ : std_logic;
SIGNAL \br_latched[15][-10]~78_combout\ : std_logic;
SIGNAL \br_latched[15][-10]~q\ : std_logic;
SIGNAL \br_latched[13][-11]~72_combout\ : std_logic;
SIGNAL \br_latched[13][-11]~q\ : std_logic;
SIGNAL \br_latched[15][-11]~76_combout\ : std_logic;
SIGNAL \br_latched[15][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~q\ : std_logic;
SIGNAL \yi_sync[7][-11]~83_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~34\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched[0]~35_combout\ : std_logic;
SIGNAL \ar_sync[14][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \bi_latched[14][-10]~108\ : std_logic;
SIGNAL \bi_latched[14][-9]~109_combout\ : std_logic;
SIGNAL \bi_latched[14][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\ : std_logic;
SIGNAL \ai_sync[15][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[15][-10]~79\ : std_logic;
SIGNAL \br_latched[15][-9]~82_combout\ : std_logic;
SIGNAL \br_latched[15][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~21_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ : std_logic;
SIGNAL \br_latched[13][-10]~75\ : std_logic;
SIGNAL \br_latched[13][-9]~80_combout\ : std_logic;
SIGNAL \br_latched[13][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[7][-11]~84\ : std_logic;
SIGNAL \yi_sync[7][-10]~85_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~23_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ : std_logic;
SIGNAL \br_latched[13][-9]~81\ : std_logic;
SIGNAL \br_latched[13][-8]~84_combout\ : std_logic;
SIGNAL \br_latched[13][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \ai_sync[15][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ : std_logic;
SIGNAL \br_latched[15][-9]~83\ : std_logic;
SIGNAL \br_latched[15][-8]~86_combout\ : std_logic;
SIGNAL \br_latched[15][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \bi_latched[14][-9]~110\ : std_logic;
SIGNAL \bi_latched[14][-8]~111_combout\ : std_logic;
SIGNAL \bi_latched[14][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[7][-10]~86\ : std_logic;
SIGNAL \yi_sync[7][-9]~87_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~25_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ : std_logic;
SIGNAL \br_latched[13][-8]~85\ : std_logic;
SIGNAL \br_latched[13][-7]~88_combout\ : std_logic;
SIGNAL \br_latched[13][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ : std_logic;
SIGNAL \br_latched[15][-8]~87\ : std_logic;
SIGNAL \br_latched[15][-7]~90_combout\ : std_logic;
SIGNAL \br_latched[15][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \bi_latched[14][-8]~112\ : std_logic;
SIGNAL \bi_latched[14][-7]~113_combout\ : std_logic;
SIGNAL \bi_latched[14][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[7][-9]~88\ : std_logic;
SIGNAL \yi_sync[7][-8]~89_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~27_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ : std_logic;
SIGNAL \br_latched[13][-7]~89\ : std_logic;
SIGNAL \br_latched[13][-6]~92_combout\ : std_logic;
SIGNAL \br_latched[13][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \br_latched[15][-7]~91\ : std_logic;
SIGNAL \br_latched[15][-6]~94_combout\ : std_logic;
SIGNAL \br_latched[15][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \bi_latched[14][-7]~114\ : std_logic;
SIGNAL \bi_latched[14][-6]~115_combout\ : std_logic;
SIGNAL \bi_latched[14][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[7][-8]~90\ : std_logic;
SIGNAL \yi_sync[7][-7]~91_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[15][-6]~95\ : std_logic;
SIGNAL \br_latched[15][-5]~98_combout\ : std_logic;
SIGNAL \br_latched[15][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~29_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \br_latched[13][-6]~93\ : std_logic;
SIGNAL \br_latched[13][-5]~96_combout\ : std_logic;
SIGNAL \br_latched[13][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \bi_latched[14][-6]~116\ : std_logic;
SIGNAL \bi_latched[14][-5]~117_combout\ : std_logic;
SIGNAL \bi_latched[14][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[7][-7]~92\ : std_logic;
SIGNAL \yi_sync[7][-6]~93_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~31_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \br_latched[13][-5]~97\ : std_logic;
SIGNAL \br_latched[13][-4]~100_combout\ : std_logic;
SIGNAL \br_latched[13][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ : std_logic;
SIGNAL \br_latched[15][-5]~99\ : std_logic;
SIGNAL \br_latched[15][-4]~102_combout\ : std_logic;
SIGNAL \br_latched[15][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \bi_latched[14][-5]~118\ : std_logic;
SIGNAL \bi_latched[14][-4]~119_combout\ : std_logic;
SIGNAL \bi_latched[14][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[7][-6]~94\ : std_logic;
SIGNAL \yi_sync[7][-5]~95_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][15]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ : std_logic;
SIGNAL \bi_latched[14][-4]~120\ : std_logic;
SIGNAL \bi_latched[14][-3]~121_combout\ : std_logic;
SIGNAL \bi_latched[14][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ : std_logic;
SIGNAL \br_latched[15][-4]~103\ : std_logic;
SIGNAL \br_latched[15][-3]~106_combout\ : std_logic;
SIGNAL \br_latched[15][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~33_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \br_latched[13][-4]~101\ : std_logic;
SIGNAL \br_latched[13][-3]~104_combout\ : std_logic;
SIGNAL \br_latched[13][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[7][-5]~96\ : std_logic;
SIGNAL \yi_sync[7][-4]~97_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~36_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ : std_logic;
SIGNAL \bi_latched[14][-3]~122\ : std_logic;
SIGNAL \bi_latched[14][-2]~123_combout\ : std_logic;
SIGNAL \bi_latched[14][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~35_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ : std_logic;
SIGNAL \br_latched[13][-3]~105\ : std_logic;
SIGNAL \br_latched[13][-2]~108_combout\ : std_logic;
SIGNAL \br_latched[13][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ : std_logic;
SIGNAL \br_latched[15][-3]~107\ : std_logic;
SIGNAL \br_latched[15][-2]~110_combout\ : std_logic;
SIGNAL \br_latched[15][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[7][-4]~98\ : std_logic;
SIGNAL \yi_sync[7][-3]~99_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~38_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ : std_logic;
SIGNAL \bi_latched[14][-2]~124\ : std_logic;
SIGNAL \bi_latched[14][-1]~125_combout\ : std_logic;
SIGNAL \bi_latched[14][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~36\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[0]~37_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ : std_logic;
SIGNAL \br_latched[13][-2]~109\ : std_logic;
SIGNAL \br_latched[13][-1]~112_combout\ : std_logic;
SIGNAL \br_latched[13][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ : std_logic;
SIGNAL \br_latched[15][-2]~111\ : std_logic;
SIGNAL \br_latched[15][-1]~114_combout\ : std_logic;
SIGNAL \br_latched[15][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[7][-3]~100\ : std_logic;
SIGNAL \yi_sync[7][-2]~101_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~39\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[0]~40_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~33\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[0]~34_combout\ : std_logic;
SIGNAL \bi_latched[14][-1]~126\ : std_logic;
SIGNAL \bi_latched[14][0]~127_combout\ : std_logic;
SIGNAL \bi_latched[14][0]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[0]~36_combout\ : std_logic;
SIGNAL \br_latched[13][-1]~113\ : std_logic;
SIGNAL \br_latched[13][0]~116_combout\ : std_logic;
SIGNAL \br_latched[13][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[0]~36_combout\ : std_logic;
SIGNAL \br_latched[15][-1]~115\ : std_logic;
SIGNAL \br_latched[15][0]~118_combout\ : std_logic;
SIGNAL \br_latched[15][0]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[7][-2]~102\ : std_logic;
SIGNAL \yi_sync[7][-1]~103_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched[0]~36_combout\ : std_logic;
SIGNAL \yi_sync[7][-1]~104\ : std_logic;
SIGNAL \yi_sync[7][0]~105_combout\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult15|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[7][-11]\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][6]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \bi_latched[13][-11]~130\ : std_logic;
SIGNAL \bi_latched[13][-10]~131_combout\ : std_logic;
SIGNAL \bi_latched[13][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \bi_latched[15][-11]~134\ : std_logic;
SIGNAL \bi_latched[15][-10]~135_combout\ : std_logic;
SIGNAL \bi_latched[15][-10]~q\ : std_logic;
SIGNAL \bi_latched[13][-11]~129_combout\ : std_logic;
SIGNAL \bi_latched[13][-11]~q\ : std_logic;
SIGNAL \bi_latched[15][-11]~133_combout\ : std_logic;
SIGNAL \bi_latched[15][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][4]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[14][-11]~121\ : std_logic;
SIGNAL \br_latched[14][-10]~122_combout\ : std_logic;
SIGNAL \br_latched[14][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ : std_logic;
SIGNAL \br_latched[14][-11]~120_combout\ : std_logic;
SIGNAL \br_latched[14][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[7][-11]~122_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ : std_logic;
SIGNAL \br_latched[14][-10]~123\ : std_logic;
SIGNAL \br_latched[14][-9]~124_combout\ : std_logic;
SIGNAL \br_latched[14][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \bi_latched[15][-10]~136\ : std_logic;
SIGNAL \bi_latched[15][-9]~139_combout\ : std_logic;
SIGNAL \bi_latched[15][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~21_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \bi_latched[13][-10]~132\ : std_logic;
SIGNAL \bi_latched[13][-9]~137_combout\ : std_logic;
SIGNAL \bi_latched[13][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\ : std_logic;
SIGNAL \yr_sync[7][-11]~123\ : std_logic;
SIGNAL \yr_sync[7][-10]~124_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~23_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \bi_latched[13][-9]~138\ : std_logic;
SIGNAL \bi_latched[13][-8]~141_combout\ : std_logic;
SIGNAL \bi_latched[13][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \bi_latched[15][-9]~140\ : std_logic;
SIGNAL \bi_latched[15][-8]~143_combout\ : std_logic;
SIGNAL \bi_latched[15][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \br_latched[14][-9]~125\ : std_logic;
SIGNAL \br_latched[14][-8]~126_combout\ : std_logic;
SIGNAL \br_latched[14][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~q\ : std_logic;
SIGNAL \yr_sync[7][-10]~125\ : std_logic;
SIGNAL \yr_sync[7][-9]~126_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~25_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \bi_latched[13][-8]~142\ : std_logic;
SIGNAL \bi_latched[13][-7]~145_combout\ : std_logic;
SIGNAL \bi_latched[13][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \bi_latched[15][-8]~144\ : std_logic;
SIGNAL \bi_latched[15][-7]~147_combout\ : std_logic;
SIGNAL \bi_latched[15][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[14][-8]~127\ : std_logic;
SIGNAL \br_latched[14][-7]~128_combout\ : std_logic;
SIGNAL \br_latched[14][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[7][-9]~127\ : std_logic;
SIGNAL \yr_sync[7][-8]~128_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \bi_latched[15][-7]~148\ : std_logic;
SIGNAL \bi_latched[15][-6]~151_combout\ : std_logic;
SIGNAL \bi_latched[15][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~27_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \bi_latched[13][-7]~146\ : std_logic;
SIGNAL \bi_latched[13][-6]~149_combout\ : std_logic;
SIGNAL \bi_latched[13][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ : std_logic;
SIGNAL \br_latched[14][-7]~129\ : std_logic;
SIGNAL \br_latched[14][-6]~130_combout\ : std_logic;
SIGNAL \br_latched[14][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[7][-8]~129\ : std_logic;
SIGNAL \yr_sync[7][-7]~130_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \bi_latched[15][-6]~152\ : std_logic;
SIGNAL \bi_latched[15][-5]~155_combout\ : std_logic;
SIGNAL \bi_latched[15][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~29_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ : std_logic;
SIGNAL \bi_latched[13][-6]~150\ : std_logic;
SIGNAL \bi_latched[13][-5]~153_combout\ : std_logic;
SIGNAL \bi_latched[13][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[14][-6]~131\ : std_logic;
SIGNAL \br_latched[14][-5]~132_combout\ : std_logic;
SIGNAL \br_latched[14][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\ : std_logic;
SIGNAL \yr_sync[7][-7]~131\ : std_logic;
SIGNAL \yr_sync[7][-6]~132_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ : std_logic;
SIGNAL \br_latched[14][-5]~133\ : std_logic;
SIGNAL \br_latched[14][-4]~134_combout\ : std_logic;
SIGNAL \br_latched[14][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \bi_latched[15][-5]~156\ : std_logic;
SIGNAL \bi_latched[15][-4]~159_combout\ : std_logic;
SIGNAL \bi_latched[15][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~31_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \bi_latched[13][-5]~154\ : std_logic;
SIGNAL \bi_latched[13][-4]~157_combout\ : std_logic;
SIGNAL \bi_latched[13][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~q\ : std_logic;
SIGNAL \yr_sync[7][-6]~133\ : std_logic;
SIGNAL \yr_sync[7][-5]~134_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ : std_logic;
SIGNAL \br_latched[14][-4]~135\ : std_logic;
SIGNAL \br_latched[14][-3]~136_combout\ : std_logic;
SIGNAL \br_latched[14][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~33_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \bi_latched[13][-4]~158\ : std_logic;
SIGNAL \bi_latched[13][-3]~161_combout\ : std_logic;
SIGNAL \bi_latched[13][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ : std_logic;
SIGNAL \bi_latched[15][-4]~160\ : std_logic;
SIGNAL \bi_latched[15][-3]~163_combout\ : std_logic;
SIGNAL \bi_latched[15][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\ : std_logic;
SIGNAL \yr_sync[7][-5]~135\ : std_logic;
SIGNAL \yr_sync[7][-4]~136_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~35_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ : std_logic;
SIGNAL \bi_latched[13][-3]~162\ : std_logic;
SIGNAL \bi_latched[13][-2]~165_combout\ : std_logic;
SIGNAL \bi_latched[13][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ : std_logic;
SIGNAL \bi_latched[15][-3]~164\ : std_logic;
SIGNAL \bi_latched[15][-2]~167_combout\ : std_logic;
SIGNAL \bi_latched[15][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~36_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[14][-3]~137\ : std_logic;
SIGNAL \br_latched[14][-2]~138_combout\ : std_logic;
SIGNAL \br_latched[14][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[7][-4]~137\ : std_logic;
SIGNAL \yr_sync[7][-3]~138_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~38_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[14][-2]~139\ : std_logic;
SIGNAL \br_latched[14][-1]~140_combout\ : std_logic;
SIGNAL \br_latched[14][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[0]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ : std_logic;
SIGNAL \bi_latched[15][-2]~168\ : std_logic;
SIGNAL \bi_latched[15][-1]~171_combout\ : std_logic;
SIGNAL \bi_latched[15][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~36\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~37_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ : std_logic;
SIGNAL \bi_latched[13][-2]~166\ : std_logic;
SIGNAL \bi_latched[13][-1]~169_combout\ : std_logic;
SIGNAL \bi_latched[13][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\ : std_logic;
SIGNAL \yr_sync[7][-3]~139\ : std_logic;
SIGNAL \yr_sync[7][-2]~140_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~39\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[0]~40_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~33\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[0]~34_combout\ : std_logic;
SIGNAL \br_latched[14][-1]~141\ : std_logic;
SIGNAL \br_latched[14][0]~142_combout\ : std_logic;
SIGNAL \br_latched[14][0]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[0]~36_combout\ : std_logic;
SIGNAL \bi_latched[13][-1]~170\ : std_logic;
SIGNAL \bi_latched[13][0]~173_combout\ : std_logic;
SIGNAL \bi_latched[13][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[0]~36_combout\ : std_logic;
SIGNAL \bi_latched[15][-1]~172\ : std_logic;
SIGNAL \bi_latched[15][0]~175_combout\ : std_logic;
SIGNAL \bi_latched[15][0]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[7][-2]~141\ : std_logic;
SIGNAL \yr_sync[7][-1]~142_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[7][-1]~143\ : std_logic;
SIGNAL \yr_sync[7][0]~144_combout\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult14|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[7][-11]\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \yr_sqr[7][0]\ : std_logic;
SIGNAL \yi_sqr[7][0]\ : std_logic;
SIGNAL \yi_sqr[7][-1]\ : std_logic;
SIGNAL \yr_sqr[7][-1]\ : std_logic;
SIGNAL \yi_sqr[7][-2]\ : std_logic;
SIGNAL \yr_sqr[7][-2]\ : std_logic;
SIGNAL \yi_sqr[7][-3]\ : std_logic;
SIGNAL \yr_sqr[7][-3]\ : std_logic;
SIGNAL \yi_sqr[7][-4]\ : std_logic;
SIGNAL \yr_sqr[7][-4]\ : std_logic;
SIGNAL \yr_sqr[7][-5]\ : std_logic;
SIGNAL \yi_sqr[7][-5]\ : std_logic;
SIGNAL \yi_sqr[7][-6]\ : std_logic;
SIGNAL \yr_sqr[7][-6]\ : std_logic;
SIGNAL \yi_sqr[7][-7]\ : std_logic;
SIGNAL \yr_sqr[7][-7]\ : std_logic;
SIGNAL \yr_sqr[7][-8]\ : std_logic;
SIGNAL \yi_sqr[7][-8]\ : std_logic;
SIGNAL \yi_sqr[7][-9]\ : std_logic;
SIGNAL \yr_sqr[7][-9]\ : std_logic;
SIGNAL \yr_sqr[7][-10]\ : std_logic;
SIGNAL \yi_sqr[7][-10]\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~9\ : std_logic;
SIGNAL \Add7~11\ : std_logic;
SIGNAL \Add7~13\ : std_logic;
SIGNAL \Add7~15\ : std_logic;
SIGNAL \Add7~17\ : std_logic;
SIGNAL \Add7~19\ : std_logic;
SIGNAL \Add7~21\ : std_logic;
SIGNAL \Add7~23\ : std_logic;
SIGNAL \Add7~24_combout\ : std_logic;
SIGNAL \Add7~22_combout\ : std_logic;
SIGNAL \result~0_combout\ : std_logic;
SIGNAL \z[7][-11]~reg0_q\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \result~1_combout\ : std_logic;
SIGNAL \z[7][-10]~reg0_q\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \result~2_combout\ : std_logic;
SIGNAL \z[7][-9]~reg0_q\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \result~3_combout\ : std_logic;
SIGNAL \z[7][-8]~reg0_q\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \result~4_combout\ : std_logic;
SIGNAL \z[7][-7]~reg0_q\ : std_logic;
SIGNAL \Add7~10_combout\ : std_logic;
SIGNAL \result~5_combout\ : std_logic;
SIGNAL \z[7][-6]~reg0_q\ : std_logic;
SIGNAL \Add7~12_combout\ : std_logic;
SIGNAL \result~6_combout\ : std_logic;
SIGNAL \z[7][-5]~reg0_q\ : std_logic;
SIGNAL \Add7~14_combout\ : std_logic;
SIGNAL \result~7_combout\ : std_logic;
SIGNAL \z[7][-4]~reg0_q\ : std_logic;
SIGNAL \Add7~16_combout\ : std_logic;
SIGNAL \result~8_combout\ : std_logic;
SIGNAL \z[7][-3]~reg0_q\ : std_logic;
SIGNAL \Add7~18_combout\ : std_logic;
SIGNAL \result~9_combout\ : std_logic;
SIGNAL \z[7][-2]~reg0_q\ : std_logic;
SIGNAL \Add7~20_combout\ : std_logic;
SIGNAL \result~10_combout\ : std_logic;
SIGNAL \z[7][-1]~reg0_q\ : std_logic;
SIGNAL \z[7][0]~0_combout\ : std_logic;
SIGNAL \z[7][0]~reg0_q\ : std_logic;
SIGNAL \ar_sync[11][-11]~254_cout\ : std_logic;
SIGNAL \ar_sync[11][-11]~256\ : std_logic;
SIGNAL \ar_sync[11][-10]~258\ : std_logic;
SIGNAL \ar_sync[11][-9]~260\ : std_logic;
SIGNAL \ar_sync[11][-8]~262\ : std_logic;
SIGNAL \ar_sync[11][-7]~264\ : std_logic;
SIGNAL \ar_sync[11][-6]~266\ : std_logic;
SIGNAL \ar_sync[11][-5]~268\ : std_logic;
SIGNAL \ar_sync[11][-4]~270\ : std_logic;
SIGNAL \ar_sync[11][-3]~272\ : std_logic;
SIGNAL \ar_sync[11][-2]~274\ : std_logic;
SIGNAL \ar_sync[11][-1]~276\ : std_logic;
SIGNAL \ar_sync[11][0]~277_combout\ : std_logic;
SIGNAL \ar_sync[11][0]~q\ : std_logic;
SIGNAL \ar_sync[11][-1]~275_combout\ : std_logic;
SIGNAL \ar_sync[11][-1]~q\ : std_logic;
SIGNAL \ar_sync[11][-3]~271_combout\ : std_logic;
SIGNAL \ar_sync[11][-3]~q\ : std_logic;
SIGNAL \ar_sync[11][-2]~273_combout\ : std_logic;
SIGNAL \ar_sync[11][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\ : std_logic;
SIGNAL \ar_sync[11][-7]~263_combout\ : std_logic;
SIGNAL \ar_sync[11][-7]~q\ : std_logic;
SIGNAL \ar_sync[11][-5]~267_combout\ : std_logic;
SIGNAL \ar_sync[11][-5]~q\ : std_logic;
SIGNAL \ar_sync[11][-4]~269_combout\ : std_logic;
SIGNAL \ar_sync[11][-4]~q\ : std_logic;
SIGNAL \ar_sync[11][-6]~265_combout\ : std_logic;
SIGNAL \ar_sync[11][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \ar_sync[11][-9]~259_combout\ : std_logic;
SIGNAL \ar_sync[11][-9]~q\ : std_logic;
SIGNAL \ar_sync[11][-8]~261_combout\ : std_logic;
SIGNAL \ar_sync[11][-8]~q\ : std_logic;
SIGNAL \ar_sync[11][-11]~255_combout\ : std_logic;
SIGNAL \ar_sync[11][-11]~q\ : std_logic;
SIGNAL \ar_sync[11][-10]~257_combout\ : std_logic;
SIGNAL \ar_sync[11][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][4]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \br_latched[11][-10]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-10]~q\ : std_logic;
SIGNAL \ar_sync[9][-11]~232_cout\ : std_logic;
SIGNAL \ar_sync[9][-11]~234\ : std_logic;
SIGNAL \ar_sync[9][-10]~236\ : std_logic;
SIGNAL \ar_sync[9][-9]~237_combout\ : std_logic;
SIGNAL \ar_sync[9][-9]~q\ : std_logic;
SIGNAL \ar_sync[9][-11]~233_combout\ : std_logic;
SIGNAL \ar_sync[9][-11]~q\ : std_logic;
SIGNAL \ar_sync[9][-10]~235_combout\ : std_logic;
SIGNAL \ar_sync[9][-10]~q\ : std_logic;
SIGNAL \ar_sync[9][-9]~238\ : std_logic;
SIGNAL \ar_sync[9][-8]~239_combout\ : std_logic;
SIGNAL \ar_sync[9][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \ar_sync[9][-8]~240\ : std_logic;
SIGNAL \ar_sync[9][-7]~241_combout\ : std_logic;
SIGNAL \ar_sync[9][-7]~q\ : std_logic;
SIGNAL \ar_sync[9][-7]~242\ : std_logic;
SIGNAL \ar_sync[9][-6]~244\ : std_logic;
SIGNAL \ar_sync[9][-5]~246\ : std_logic;
SIGNAL \ar_sync[9][-4]~247_combout\ : std_logic;
SIGNAL \ar_sync[9][-4]~q\ : std_logic;
SIGNAL \ar_sync[9][-6]~243_combout\ : std_logic;
SIGNAL \ar_sync[9][-6]~q\ : std_logic;
SIGNAL \ar_sync[9][-5]~245_combout\ : std_logic;
SIGNAL \ar_sync[9][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][7]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \ar_sync[9][-4]~248\ : std_logic;
SIGNAL \ar_sync[9][-3]~250\ : std_logic;
SIGNAL \ar_sync[9][-2]~251_combout\ : std_logic;
SIGNAL \ar_sync[9][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \ar_sync[9][-3]~249_combout\ : std_logic;
SIGNAL \ar_sync[9][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \br_latched[9][-10]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \br_latched[11][-11]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \bi_latched[9][-11]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[9][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~q\ : std_logic;
SIGNAL \ar_sync[10][-11]~226_cout\ : std_logic;
SIGNAL \ar_sync[10][-11]~227_combout\ : std_logic;
SIGNAL \ar_sync[10][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \ar_sync[10][-11]~228\ : std_logic;
SIGNAL \ar_sync[10][-10]~229_combout\ : std_logic;
SIGNAL \ar_sync[10][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \bi_latched[10][-10]~177_combout\ : std_logic;
SIGNAL \bi_latched[10][-10]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[10][-10]~q\ : std_logic;
SIGNAL \bi_latched[10][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~12_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~feeder_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~q\ : std_logic;
SIGNAL \yi_sync[6][-11]~107_combout\ : std_logic;
SIGNAL \ar_sync[10][-10]~230\ : std_logic;
SIGNAL \ar_sync[10][-9]~279_combout\ : std_logic;
SIGNAL \ar_sync[10][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \bi_latched[10][-10]~178\ : std_logic;
SIGNAL \bi_latched[10][-9]~179_combout\ : std_logic;
SIGNAL \bi_latched[10][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \ar_sync[9][-2]~252\ : std_logic;
SIGNAL \ar_sync[9][-1]~281_combout\ : std_logic;
SIGNAL \ar_sync[9][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \br_latched[9][-9]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[11][-9]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[6][-11]~108\ : std_logic;
SIGNAL \yi_sync[6][-10]~109_combout\ : std_logic;
SIGNAL \ar_sync[10][-9]~280\ : std_logic;
SIGNAL \ar_sync[10][-8]~283_combout\ : std_logic;
SIGNAL \ar_sync[10][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \bi_latched[10][-9]~180\ : std_logic;
SIGNAL \bi_latched[10][-8]~181_combout\ : std_logic;
SIGNAL \bi_latched[10][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \br_latched[11][-8]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \ar_sync[9][-1]~282\ : std_logic;
SIGNAL \ar_sync[9][0]~285_combout\ : std_logic;
SIGNAL \ar_sync[9][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \br_latched[9][-8]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[6][-10]~110\ : std_logic;
SIGNAL \yi_sync[6][-9]~111_combout\ : std_logic;
SIGNAL \ar_sync[10][-8]~284\ : std_logic;
SIGNAL \ar_sync[10][-7]~287_combout\ : std_logic;
SIGNAL \ar_sync[10][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \bi_latched[10][-8]~182\ : std_logic;
SIGNAL \bi_latched[10][-7]~183_combout\ : std_logic;
SIGNAL \bi_latched[10][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \br_latched[9][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[11][-7]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[6][-9]~112\ : std_logic;
SIGNAL \yi_sync[6][-8]~113_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \br_latched[9][-6]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \br_latched[11][-6]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~q\ : std_logic;
SIGNAL \ar_sync[10][-7]~288\ : std_logic;
SIGNAL \ar_sync[10][-6]~289_combout\ : std_logic;
SIGNAL \ar_sync[10][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \bi_latched[10][-7]~184\ : std_logic;
SIGNAL \bi_latched[10][-6]~185_combout\ : std_logic;
SIGNAL \bi_latched[10][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[6][-8]~114\ : std_logic;
SIGNAL \yi_sync[6][-7]~115_combout\ : std_logic;
SIGNAL \ar_sync[10][-6]~290\ : std_logic;
SIGNAL \ar_sync[10][-5]~291_combout\ : std_logic;
SIGNAL \ar_sync[10][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \bi_latched[10][-6]~186\ : std_logic;
SIGNAL \bi_latched[10][-5]~187_combout\ : std_logic;
SIGNAL \bi_latched[10][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[11][-5]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \br_latched[9][-5]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[6][-7]~116\ : std_logic;
SIGNAL \yi_sync[6][-6]~117_combout\ : std_logic;
SIGNAL \ar_sync[10][-5]~292\ : std_logic;
SIGNAL \ar_sync[10][-4]~293_combout\ : std_logic;
SIGNAL \ar_sync[10][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \bi_latched[10][-5]~188\ : std_logic;
SIGNAL \bi_latched[10][-4]~189_combout\ : std_logic;
SIGNAL \bi_latched[10][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \br_latched[11][-4]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \br_latched[9][-4]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[6][-6]~118\ : std_logic;
SIGNAL \yi_sync[6][-5]~119_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \br_latched[9][-3]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][15]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \br_latched[11][-3]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\ : std_logic;
SIGNAL \ar_sync[10][-4]~294\ : std_logic;
SIGNAL \ar_sync[10][-3]~295_combout\ : std_logic;
SIGNAL \ar_sync[10][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \bi_latched[10][-4]~190\ : std_logic;
SIGNAL \bi_latched[10][-3]~191_combout\ : std_logic;
SIGNAL \bi_latched[10][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[6][-5]~120\ : std_logic;
SIGNAL \yi_sync[6][-4]~121_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~36_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[11][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \br_latched[9][-2]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~q\ : std_logic;
SIGNAL \ar_sync[10][-3]~296\ : std_logic;
SIGNAL \ar_sync[10][-2]~297_combout\ : std_logic;
SIGNAL \ar_sync[10][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \bi_latched[10][-3]~192\ : std_logic;
SIGNAL \bi_latched[10][-2]~193_combout\ : std_logic;
SIGNAL \bi_latched[10][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[6][-4]~122\ : std_logic;
SIGNAL \yi_sync[6][-3]~123_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ : std_logic;
SIGNAL \br_latched[9][-1]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~38_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[11][-1]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\ : std_logic;
SIGNAL \ar_sync[10][-2]~298\ : std_logic;
SIGNAL \ar_sync[10][-1]~299_combout\ : std_logic;
SIGNAL \ar_sync[10][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ : std_logic;
SIGNAL \bi_latched[10][-2]~194\ : std_logic;
SIGNAL \bi_latched[10][-1]~195_combout\ : std_logic;
SIGNAL \bi_latched[10][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[6][-3]~124\ : std_logic;
SIGNAL \yi_sync[6][-2]~125_combout\ : std_logic;
SIGNAL \ar_sync[10][-1]~300\ : std_logic;
SIGNAL \ar_sync[10][0]~301_combout\ : std_logic;
SIGNAL \ar_sync[10][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[0]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[10][-1]~196\ : std_logic;
SIGNAL \bi_latched[10][0]~197_combout\ : std_logic;
SIGNAL \bi_latched[10][0]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][14]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~39\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[0]~40_combout\ : std_logic;
SIGNAL \br_latched[11][0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[11][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\ : std_logic;
SIGNAL \br_latched[9][0]~feeder_combout\ : std_logic;
SIGNAL \br_latched[9][0]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[6][-2]~126\ : std_logic;
SIGNAL \yi_sync[6][-1]~127_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~33\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched[0]~34_combout\ : std_logic;
SIGNAL \yi_sync[6][-1]~128\ : std_logic;
SIGNAL \yi_sync[6][0]~129_combout\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult13|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[6][0]\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ : std_logic;
SIGNAL \bi_latched[9][-10]~199_combout\ : std_logic;
SIGNAL \bi_latched[9][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \bi_latched[11][-10]~201_combout\ : std_logic;
SIGNAL \bi_latched[11][-10]~q\ : std_logic;
SIGNAL \bi_latched[11][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[6][-11]~146_combout\ : std_logic;
SIGNAL \bi_latched[9][-10]~200\ : std_logic;
SIGNAL \bi_latched[9][-9]~203_combout\ : std_logic;
SIGNAL \bi_latched[9][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \bi_latched[11][-10]~202\ : std_logic;
SIGNAL \bi_latched[11][-9]~205_combout\ : std_logic;
SIGNAL \bi_latched[11][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ : std_logic;
SIGNAL \yr_sync[6][-11]~147\ : std_logic;
SIGNAL \yr_sync[6][-10]~148_combout\ : std_logic;
SIGNAL \bi_latched[9][-9]~204\ : std_logic;
SIGNAL \bi_latched[9][-8]~207_combout\ : std_logic;
SIGNAL \bi_latched[9][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \bi_latched[11][-9]~206\ : std_logic;
SIGNAL \bi_latched[11][-8]~209_combout\ : std_logic;
SIGNAL \bi_latched[11][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\ : std_logic;
SIGNAL \yr_sync[6][-10]~149\ : std_logic;
SIGNAL \yr_sync[6][-9]~150_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \bi_latched[11][-8]~210\ : std_logic;
SIGNAL \bi_latched[11][-7]~213_combout\ : std_logic;
SIGNAL \bi_latched[11][-7]~q\ : std_logic;
SIGNAL \bi_latched[9][-8]~208\ : std_logic;
SIGNAL \bi_latched[9][-7]~211_combout\ : std_logic;
SIGNAL \bi_latched[9][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[6][-9]~151\ : std_logic;
SIGNAL \yr_sync[6][-8]~152_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ : std_logic;
SIGNAL \bi_latched[9][-7]~212\ : std_logic;
SIGNAL \bi_latched[9][-6]~215_combout\ : std_logic;
SIGNAL \bi_latched[9][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \bi_latched[11][-7]~214\ : std_logic;
SIGNAL \bi_latched[11][-6]~217_combout\ : std_logic;
SIGNAL \bi_latched[11][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[6][-8]~153\ : std_logic;
SIGNAL \yr_sync[6][-7]~154_combout\ : std_logic;
SIGNAL \bi_latched[9][-6]~216\ : std_logic;
SIGNAL \bi_latched[9][-5]~219_combout\ : std_logic;
SIGNAL \bi_latched[9][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \bi_latched[11][-6]~218\ : std_logic;
SIGNAL \bi_latched[11][-5]~221_combout\ : std_logic;
SIGNAL \bi_latched[11][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ : std_logic;
SIGNAL \yr_sync[6][-7]~155\ : std_logic;
SIGNAL \yr_sync[6][-6]~156_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \bi_latched[11][-5]~222\ : std_logic;
SIGNAL \bi_latched[11][-4]~225_combout\ : std_logic;
SIGNAL \bi_latched[11][-4]~q\ : std_logic;
SIGNAL \bi_latched[9][-5]~220\ : std_logic;
SIGNAL \bi_latched[9][-4]~223_combout\ : std_logic;
SIGNAL \bi_latched[9][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\ : std_logic;
SIGNAL \yr_sync[6][-6]~157\ : std_logic;
SIGNAL \yr_sync[6][-5]~158_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \bi_latched[11][-4]~226\ : std_logic;
SIGNAL \bi_latched[11][-3]~229_combout\ : std_logic;
SIGNAL \bi_latched[11][-3]~q\ : std_logic;
SIGNAL \bi_latched[9][-4]~224\ : std_logic;
SIGNAL \bi_latched[9][-3]~227_combout\ : std_logic;
SIGNAL \bi_latched[9][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ : std_logic;
SIGNAL \yr_sync[6][-5]~159\ : std_logic;
SIGNAL \yr_sync[6][-4]~160_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \bi_latched[11][-3]~230\ : std_logic;
SIGNAL \bi_latched[11][-2]~233_combout\ : std_logic;
SIGNAL \bi_latched[11][-2]~q\ : std_logic;
SIGNAL \bi_latched[9][-3]~228\ : std_logic;
SIGNAL \bi_latched[9][-2]~231_combout\ : std_logic;
SIGNAL \bi_latched[9][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[6][-4]~161\ : std_logic;
SIGNAL \yr_sync[6][-3]~162_combout\ : std_logic;
SIGNAL \bi_latched[9][-2]~232\ : std_logic;
SIGNAL \bi_latched[9][-1]~235_combout\ : std_logic;
SIGNAL \bi_latched[9][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ : std_logic;
SIGNAL \bi_latched[11][-2]~234\ : std_logic;
SIGNAL \bi_latched[11][-1]~237_combout\ : std_logic;
SIGNAL \bi_latched[11][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ : std_logic;
SIGNAL \yr_sync[6][-3]~163\ : std_logic;
SIGNAL \yr_sync[6][-2]~164_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ : std_logic;
SIGNAL \bi_latched[9][-1]~236\ : std_logic;
SIGNAL \bi_latched[9][0]~239_combout\ : std_logic;
SIGNAL \bi_latched[9][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\ : std_logic;
SIGNAL \bi_latched[11][-1]~238\ : std_logic;
SIGNAL \bi_latched[11][0]~241_combout\ : std_logic;
SIGNAL \bi_latched[11][0]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[6][-2]~165\ : std_logic;
SIGNAL \yr_sync[6][-1]~166_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[6][-1]~167\ : std_logic;
SIGNAL \yr_sync[6][0]~168_combout\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult12|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[6][0]\ : std_logic;
SIGNAL \yi_sqr[6][-1]\ : std_logic;
SIGNAL \yr_sqr[6][-1]\ : std_logic;
SIGNAL \yi_sqr[6][-2]\ : std_logic;
SIGNAL \yr_sqr[6][-2]\ : std_logic;
SIGNAL \yr_sqr[6][-3]\ : std_logic;
SIGNAL \yi_sqr[6][-3]\ : std_logic;
SIGNAL \yr_sqr[6][-4]\ : std_logic;
SIGNAL \yi_sqr[6][-4]\ : std_logic;
SIGNAL \yr_sqr[6][-5]\ : std_logic;
SIGNAL \yi_sqr[6][-5]\ : std_logic;
SIGNAL \yi_sqr[6][-6]\ : std_logic;
SIGNAL \yr_sqr[6][-6]\ : std_logic;
SIGNAL \yr_sqr[6][-7]\ : std_logic;
SIGNAL \yi_sqr[6][-7]\ : std_logic;
SIGNAL \yr_sqr[6][-8]\ : std_logic;
SIGNAL \yi_sqr[6][-8]\ : std_logic;
SIGNAL \yi_sqr[6][-9]\ : std_logic;
SIGNAL \yr_sqr[6][-9]\ : std_logic;
SIGNAL \yi_sqr[6][-10]\ : std_logic;
SIGNAL \yr_sqr[6][-10]\ : std_logic;
SIGNAL \yr_sqr[6][-11]\ : std_logic;
SIGNAL \yi_sqr[6][-11]\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~9\ : std_logic;
SIGNAL \Add6~11\ : std_logic;
SIGNAL \Add6~13\ : std_logic;
SIGNAL \Add6~15\ : std_logic;
SIGNAL \Add6~17\ : std_logic;
SIGNAL \Add6~19\ : std_logic;
SIGNAL \Add6~21\ : std_logic;
SIGNAL \Add6~23\ : std_logic;
SIGNAL \Add6~24_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \Add6~22_combout\ : std_logic;
SIGNAL \result~11_combout\ : std_logic;
SIGNAL \z[6][-11]~reg0_q\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \result~12_combout\ : std_logic;
SIGNAL \z[6][-10]~reg0_q\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \result~13_combout\ : std_logic;
SIGNAL \z[6][-9]~reg0_q\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \result~14_combout\ : std_logic;
SIGNAL \z[6][-8]~reg0_q\ : std_logic;
SIGNAL \Add6~8_combout\ : std_logic;
SIGNAL \result~15_combout\ : std_logic;
SIGNAL \z[6][-7]~reg0_q\ : std_logic;
SIGNAL \Add6~10_combout\ : std_logic;
SIGNAL \result~16_combout\ : std_logic;
SIGNAL \z[6][-6]~reg0_q\ : std_logic;
SIGNAL \Add6~12_combout\ : std_logic;
SIGNAL \result~17_combout\ : std_logic;
SIGNAL \z[6][-5]~reg0_q\ : std_logic;
SIGNAL \Add6~14_combout\ : std_logic;
SIGNAL \result~18_combout\ : std_logic;
SIGNAL \z[6][-4]~reg0_q\ : std_logic;
SIGNAL \Add6~16_combout\ : std_logic;
SIGNAL \result~19_combout\ : std_logic;
SIGNAL \z[6][-3]~reg0_q\ : std_logic;
SIGNAL \Add6~18_combout\ : std_logic;
SIGNAL \result~20_combout\ : std_logic;
SIGNAL \z[6][-2]~reg0_q\ : std_logic;
SIGNAL \Add6~20_combout\ : std_logic;
SIGNAL \result~21_combout\ : std_logic;
SIGNAL \z[6][-1]~reg0_q\ : std_logic;
SIGNAL \z[6][0]~1_combout\ : std_logic;
SIGNAL \z[6][0]~reg0_q\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~q\ : std_logic;
SIGNAL \ai_sync[4][-11]~49\ : std_logic;
SIGNAL \ai_sync[4][-10]~50_combout\ : std_logic;
SIGNAL \ai_sync[4][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ : std_logic;
SIGNAL \bi_latched[4][-10]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-10]~q\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~q\ : std_logic;
SIGNAL \ai_sync[6][-11]~53\ : std_logic;
SIGNAL \ai_sync[6][-10]~55\ : std_logic;
SIGNAL \ai_sync[6][-9]~57\ : std_logic;
SIGNAL \ai_sync[6][-8]~59\ : std_logic;
SIGNAL \ai_sync[6][-7]~61\ : std_logic;
SIGNAL \ai_sync[6][-6]~63\ : std_logic;
SIGNAL \ai_sync[6][-5]~65\ : std_logic;
SIGNAL \ai_sync[6][-4]~67\ : std_logic;
SIGNAL \ai_sync[6][-3]~69\ : std_logic;
SIGNAL \ai_sync[6][-2]~70_combout\ : std_logic;
SIGNAL \ai_sync[6][-2]~q\ : std_logic;
SIGNAL \ai_sync[6][-9]~56_combout\ : std_logic;
SIGNAL \ai_sync[6][-9]~q\ : std_logic;
SIGNAL \ai_sync[6][-8]~58_combout\ : std_logic;
SIGNAL \ai_sync[6][-8]~q\ : std_logic;
SIGNAL \ai_sync[6][-10]~54_combout\ : std_logic;
SIGNAL \ai_sync[6][-10]~q\ : std_logic;
SIGNAL \ai_sync[6][-11]~52_combout\ : std_logic;
SIGNAL \ai_sync[6][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ : std_logic;
SIGNAL \ai_sync[6][-4]~66_combout\ : std_logic;
SIGNAL \ai_sync[6][-4]~q\ : std_logic;
SIGNAL \ai_sync[6][-5]~64_combout\ : std_logic;
SIGNAL \ai_sync[6][-5]~q\ : std_logic;
SIGNAL \ai_sync[6][-7]~60_combout\ : std_logic;
SIGNAL \ai_sync[6][-7]~q\ : std_logic;
SIGNAL \ai_sync[6][-6]~62_combout\ : std_logic;
SIGNAL \ai_sync[6][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \ai_sync[6][-3]~68_combout\ : std_logic;
SIGNAL \ai_sync[6][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ : std_logic;
SIGNAL \bi_latched[6][-11]~244\ : std_logic;
SIGNAL \bi_latched[6][-10]~245_combout\ : std_logic;
SIGNAL \bi_latched[6][-10]~q\ : std_logic;
SIGNAL \ai_sync[4][-11]~48_combout\ : std_logic;
SIGNAL \ai_sync[4][-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ : std_logic;
SIGNAL \bi_latched[4][-11]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-11]~q\ : std_logic;
SIGNAL \bi_latched[6][-11]~243_combout\ : std_logic;
SIGNAL \bi_latched[6][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~q\ : std_logic;
SIGNAL \ai_sync[7][-11]~97\ : std_logic;
SIGNAL \ai_sync[7][-10]~99\ : std_logic;
SIGNAL \ai_sync[7][-9]~101\ : std_logic;
SIGNAL \ai_sync[7][-8]~103\ : std_logic;
SIGNAL \ai_sync[7][-7]~105\ : std_logic;
SIGNAL \ai_sync[7][-6]~107\ : std_logic;
SIGNAL \ai_sync[7][-5]~109\ : std_logic;
SIGNAL \ai_sync[7][-4]~111\ : std_logic;
SIGNAL \ai_sync[7][-3]~113\ : std_logic;
SIGNAL \ai_sync[7][-2]~115\ : std_logic;
SIGNAL \ai_sync[7][-1]~116_combout\ : std_logic;
SIGNAL \ai_sync[7][-1]~q\ : std_logic;
SIGNAL \ai_sync[7][-5]~108_combout\ : std_logic;
SIGNAL \ai_sync[7][-5]~q\ : std_logic;
SIGNAL \ai_sync[7][-7]~104_combout\ : std_logic;
SIGNAL \ai_sync[7][-7]~q\ : std_logic;
SIGNAL \ai_sync[7][-4]~110_combout\ : std_logic;
SIGNAL \ai_sync[7][-4]~q\ : std_logic;
SIGNAL \ai_sync[7][-6]~106_combout\ : std_logic;
SIGNAL \ai_sync[7][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\ : std_logic;
SIGNAL \ai_sync[7][-8]~102_combout\ : std_logic;
SIGNAL \ai_sync[7][-8]~q\ : std_logic;
SIGNAL \ai_sync[7][-11]~96_combout\ : std_logic;
SIGNAL \ai_sync[7][-11]~q\ : std_logic;
SIGNAL \ai_sync[7][-10]~98_combout\ : std_logic;
SIGNAL \ai_sync[7][-10]~q\ : std_logic;
SIGNAL \ai_sync[7][-9]~100_combout\ : std_logic;
SIGNAL \ai_sync[7][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][6]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \ai_sync[7][-2]~114_combout\ : std_logic;
SIGNAL \ai_sync[7][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \ai_sync[7][-3]~112_combout\ : std_logic;
SIGNAL \ai_sync[7][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ : std_logic;
SIGNAL \br_latched[7][-11]~149\ : std_logic;
SIGNAL \br_latched[7][-10]~150_combout\ : std_logic;
SIGNAL \br_latched[7][-10]~q\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~q\ : std_logic;
SIGNAL \ai_sync[5][-11]~73\ : std_logic;
SIGNAL \ai_sync[5][-10]~75\ : std_logic;
SIGNAL \ai_sync[5][-9]~77\ : std_logic;
SIGNAL \ai_sync[5][-8]~79\ : std_logic;
SIGNAL \ai_sync[5][-7]~81\ : std_logic;
SIGNAL \ai_sync[5][-6]~83\ : std_logic;
SIGNAL \ai_sync[5][-5]~85\ : std_logic;
SIGNAL \ai_sync[5][-4]~87\ : std_logic;
SIGNAL \ai_sync[5][-3]~89\ : std_logic;
SIGNAL \ai_sync[5][-2]~90_combout\ : std_logic;
SIGNAL \ai_sync[5][-2]~q\ : std_logic;
SIGNAL \ai_sync[5][-2]~91\ : std_logic;
SIGNAL \ai_sync[5][-1]~92_combout\ : std_logic;
SIGNAL \ai_sync[5][-1]~q\ : std_logic;
SIGNAL \ai_sync[5][-1]~93\ : std_logic;
SIGNAL \ai_sync[5][0]~94_combout\ : std_logic;
SIGNAL \ai_sync[5][0]~q\ : std_logic;
SIGNAL \ai_sync[5][-3]~88_combout\ : std_logic;
SIGNAL \ai_sync[5][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ : std_logic;
SIGNAL \ai_sync[5][-8]~78_combout\ : std_logic;
SIGNAL \ai_sync[5][-8]~q\ : std_logic;
SIGNAL \ai_sync[5][-11]~72_combout\ : std_logic;
SIGNAL \ai_sync[5][-11]~q\ : std_logic;
SIGNAL \ai_sync[5][-10]~74_combout\ : std_logic;
SIGNAL \ai_sync[5][-10]~q\ : std_logic;
SIGNAL \ai_sync[5][-9]~76_combout\ : std_logic;
SIGNAL \ai_sync[5][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \ai_sync[5][-7]~80_combout\ : std_logic;
SIGNAL \ai_sync[5][-7]~q\ : std_logic;
SIGNAL \ai_sync[5][-4]~86_combout\ : std_logic;
SIGNAL \ai_sync[5][-4]~q\ : std_logic;
SIGNAL \ai_sync[5][-5]~84_combout\ : std_logic;
SIGNAL \ai_sync[5][-5]~q\ : std_logic;
SIGNAL \ai_sync[5][-6]~82_combout\ : std_logic;
SIGNAL \ai_sync[5][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][4]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ : std_logic;
SIGNAL \br_latched[5][-11]~145\ : std_logic;
SIGNAL \br_latched[5][-10]~146_combout\ : std_logic;
SIGNAL \br_latched[5][-10]~q\ : std_logic;
SIGNAL \br_latched[5][-11]~144_combout\ : std_logic;
SIGNAL \br_latched[5][-11]~q\ : std_logic;
SIGNAL \br_latched[7][-11]~148_combout\ : std_logic;
SIGNAL \br_latched[7][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~q\ : std_logic;
SIGNAL \yi_sync[5][-11]~131_combout\ : std_logic;
SIGNAL \ai_sync[7][-1]~117\ : std_logic;
SIGNAL \ai_sync[7][0]~122_combout\ : std_logic;
SIGNAL \ai_sync[7][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~21_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ : std_logic;
SIGNAL \br_latched[7][-10]~151\ : std_logic;
SIGNAL \br_latched[7][-9]~154_combout\ : std_logic;
SIGNAL \br_latched[7][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ : std_logic;
SIGNAL \br_latched[5][-10]~147\ : std_logic;
SIGNAL \br_latched[5][-9]~152_combout\ : std_logic;
SIGNAL \br_latched[5][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\ : std_logic;
SIGNAL \ai_sync[6][-2]~71\ : std_logic;
SIGNAL \ai_sync[6][-1]~120_combout\ : std_logic;
SIGNAL \ai_sync[6][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ : std_logic;
SIGNAL \bi_latched[6][-10]~246\ : std_logic;
SIGNAL \bi_latched[6][-9]~247_combout\ : std_logic;
SIGNAL \bi_latched[6][-9]~q\ : std_logic;
SIGNAL \ai_sync[4][-10]~51\ : std_logic;
SIGNAL \ai_sync[4][-9]~118_combout\ : std_logic;
SIGNAL \ai_sync[4][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ : std_logic;
SIGNAL \bi_latched[4][-9]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[5][-11]~132\ : std_logic;
SIGNAL \yi_sync[5][-10]~133_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \ai_sync[6][-1]~121\ : std_logic;
SIGNAL \ai_sync[6][0]~126_combout\ : std_logic;
SIGNAL \ai_sync[6][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ : std_logic;
SIGNAL \bi_latched[6][-9]~248\ : std_logic;
SIGNAL \bi_latched[6][-8]~249_combout\ : std_logic;
SIGNAL \bi_latched[6][-8]~q\ : std_logic;
SIGNAL \ai_sync[4][-9]~119\ : std_logic;
SIGNAL \ai_sync[4][-8]~124_combout\ : std_logic;
SIGNAL \ai_sync[4][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ : std_logic;
SIGNAL \bi_latched[4][-8]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~23_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ : std_logic;
SIGNAL \br_latched[7][-9]~155\ : std_logic;
SIGNAL \br_latched[7][-8]~158_combout\ : std_logic;
SIGNAL \br_latched[7][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ : std_logic;
SIGNAL \br_latched[5][-9]~153\ : std_logic;
SIGNAL \br_latched[5][-8]~156_combout\ : std_logic;
SIGNAL \br_latched[5][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[5][-10]~134\ : std_logic;
SIGNAL \yi_sync[5][-9]~135_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~25_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ : std_logic;
SIGNAL \br_latched[7][-8]~159\ : std_logic;
SIGNAL \br_latched[7][-7]~162_combout\ : std_logic;
SIGNAL \br_latched[7][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ : std_logic;
SIGNAL \br_latched[5][-8]~157\ : std_logic;
SIGNAL \br_latched[5][-7]~160_combout\ : std_logic;
SIGNAL \br_latched[5][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ : std_logic;
SIGNAL \bi_latched[6][-8]~250\ : std_logic;
SIGNAL \bi_latched[6][-7]~251_combout\ : std_logic;
SIGNAL \bi_latched[6][-7]~q\ : std_logic;
SIGNAL \ai_sync[4][-8]~125\ : std_logic;
SIGNAL \ai_sync[4][-7]~128_combout\ : std_logic;
SIGNAL \ai_sync[4][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ : std_logic;
SIGNAL \bi_latched[4][-7]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[5][-9]~136\ : std_logic;
SIGNAL \yi_sync[5][-8]~137_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ : std_logic;
SIGNAL \bi_latched[6][-7]~252\ : std_logic;
SIGNAL \bi_latched[6][-6]~253_combout\ : std_logic;
SIGNAL \bi_latched[6][-6]~q\ : std_logic;
SIGNAL \ai_sync[4][-7]~129\ : std_logic;
SIGNAL \ai_sync[4][-6]~130_combout\ : std_logic;
SIGNAL \ai_sync[4][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ : std_logic;
SIGNAL \bi_latched[4][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ : std_logic;
SIGNAL \br_latched[5][-7]~161\ : std_logic;
SIGNAL \br_latched[5][-6]~164_combout\ : std_logic;
SIGNAL \br_latched[5][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~27_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ : std_logic;
SIGNAL \br_latched[7][-7]~163\ : std_logic;
SIGNAL \br_latched[7][-6]~166_combout\ : std_logic;
SIGNAL \br_latched[7][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[5][-8]~138\ : std_logic;
SIGNAL \yi_sync[5][-7]~139_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ : std_logic;
SIGNAL \br_latched[5][-6]~165\ : std_logic;
SIGNAL \br_latched[5][-5]~168_combout\ : std_logic;
SIGNAL \br_latched[5][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~29_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ : std_logic;
SIGNAL \br_latched[7][-6]~167\ : std_logic;
SIGNAL \br_latched[7][-5]~170_combout\ : std_logic;
SIGNAL \br_latched[7][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\ : std_logic;
SIGNAL \ai_sync[4][-6]~131\ : std_logic;
SIGNAL \ai_sync[4][-5]~132_combout\ : std_logic;
SIGNAL \ai_sync[4][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ : std_logic;
SIGNAL \bi_latched[4][-5]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ : std_logic;
SIGNAL \bi_latched[6][-6]~254\ : std_logic;
SIGNAL \bi_latched[6][-5]~255_combout\ : std_logic;
SIGNAL \bi_latched[6][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[5][-7]~140\ : std_logic;
SIGNAL \yi_sync[5][-6]~141_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~31_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ : std_logic;
SIGNAL \br_latched[7][-5]~171\ : std_logic;
SIGNAL \br_latched[7][-4]~174_combout\ : std_logic;
SIGNAL \br_latched[7][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ : std_logic;
SIGNAL \br_latched[5][-5]~169\ : std_logic;
SIGNAL \br_latched[5][-4]~172_combout\ : std_logic;
SIGNAL \br_latched[5][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ : std_logic;
SIGNAL \bi_latched[6][-5]~256\ : std_logic;
SIGNAL \bi_latched[6][-4]~257_combout\ : std_logic;
SIGNAL \bi_latched[6][-4]~q\ : std_logic;
SIGNAL \ai_sync[4][-5]~133\ : std_logic;
SIGNAL \ai_sync[4][-4]~134_combout\ : std_logic;
SIGNAL \ai_sync[4][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ : std_logic;
SIGNAL \bi_latched[4][-4]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[5][-6]~142\ : std_logic;
SIGNAL \yi_sync[5][-5]~143_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ : std_logic;
SIGNAL \bi_latched[6][-4]~258\ : std_logic;
SIGNAL \bi_latched[6][-3]~259_combout\ : std_logic;
SIGNAL \bi_latched[6][-3]~q\ : std_logic;
SIGNAL \ai_sync[4][-4]~135\ : std_logic;
SIGNAL \ai_sync[4][-3]~136_combout\ : std_logic;
SIGNAL \ai_sync[4][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ : std_logic;
SIGNAL \bi_latched[4][-3]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~33_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ : std_logic;
SIGNAL \br_latched[7][-4]~175\ : std_logic;
SIGNAL \br_latched[7][-3]~178_combout\ : std_logic;
SIGNAL \br_latched[7][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ : std_logic;
SIGNAL \br_latched[5][-4]~173\ : std_logic;
SIGNAL \br_latched[5][-3]~176_combout\ : std_logic;
SIGNAL \br_latched[5][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[5][-5]~144\ : std_logic;
SIGNAL \yi_sync[5][-4]~145_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ : std_logic;
SIGNAL \bi_latched[6][-3]~260\ : std_logic;
SIGNAL \bi_latched[6][-2]~261_combout\ : std_logic;
SIGNAL \bi_latched[6][-2]~q\ : std_logic;
SIGNAL \ai_sync[4][-3]~137\ : std_logic;
SIGNAL \ai_sync[4][-2]~138_combout\ : std_logic;
SIGNAL \ai_sync[4][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ : std_logic;
SIGNAL \bi_latched[4][-2]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~36_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ : std_logic;
SIGNAL \br_latched[5][-3]~177\ : std_logic;
SIGNAL \br_latched[5][-2]~180_combout\ : std_logic;
SIGNAL \br_latched[5][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~35_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ : std_logic;
SIGNAL \br_latched[7][-3]~179\ : std_logic;
SIGNAL \br_latched[7][-2]~182_combout\ : std_logic;
SIGNAL \br_latched[7][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[5][-4]~146\ : std_logic;
SIGNAL \yi_sync[5][-3]~147_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ : std_logic;
SIGNAL \bi_latched[6][-2]~262\ : std_logic;
SIGNAL \bi_latched[6][-1]~263_combout\ : std_logic;
SIGNAL \bi_latched[6][-1]~q\ : std_logic;
SIGNAL \ai_sync[4][-2]~139\ : std_logic;
SIGNAL \ai_sync[4][-1]~140_combout\ : std_logic;
SIGNAL \ai_sync[4][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~feeder_combout\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ : std_logic;
SIGNAL \bi_latched[4][-1]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~38_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ : std_logic;
SIGNAL \br_latched[5][-2]~181\ : std_logic;
SIGNAL \br_latched[5][-1]~184_combout\ : std_logic;
SIGNAL \br_latched[5][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~36\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~37_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ : std_logic;
SIGNAL \br_latched[7][-2]~183\ : std_logic;
SIGNAL \br_latched[7][-1]~186_combout\ : std_logic;
SIGNAL \br_latched[7][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[5][-3]~148\ : std_logic;
SIGNAL \yi_sync[5][-2]~149_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[0]~36_combout\ : std_logic;
SIGNAL \br_latched[7][-1]~187\ : std_logic;
SIGNAL \br_latched[7][0]~190_combout\ : std_logic;
SIGNAL \br_latched[7][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~39\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[0]~40_combout\ : std_logic;
SIGNAL \br_latched[5][-1]~185\ : std_logic;
SIGNAL \br_latched[5][0]~188_combout\ : std_logic;
SIGNAL \br_latched[5][0]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~q\ : std_logic;
SIGNAL \ai_sync[4][-1]~141\ : std_logic;
SIGNAL \ai_sync[4][0]~142_combout\ : std_logic;
SIGNAL \ai_sync[4][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[0]~feeder_combout\ : std_logic;
SIGNAL \bi_latched[4][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~33\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[0]~34_combout\ : std_logic;
SIGNAL \bi_latched[6][-1]~264\ : std_logic;
SIGNAL \bi_latched[6][0]~265_combout\ : std_logic;
SIGNAL \bi_latched[6][0]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[5][-2]~150\ : std_logic;
SIGNAL \yi_sync[5][-1]~151_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched[0]~36_combout\ : std_logic;
SIGNAL \yi_sync[5][-1]~152\ : std_logic;
SIGNAL \yi_sync[5][0]~153_combout\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult11|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[5][-11]\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][6]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ : std_logic;
SIGNAL \bi_latched[5][-11]~268\ : std_logic;
SIGNAL \bi_latched[5][-10]~269_combout\ : std_logic;
SIGNAL \bi_latched[5][-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][4]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][6]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ : std_logic;
SIGNAL \bi_latched[7][-11]~272\ : std_logic;
SIGNAL \bi_latched[7][-10]~273_combout\ : std_logic;
SIGNAL \bi_latched[7][-10]~q\ : std_logic;
SIGNAL \bi_latched[7][-11]~271_combout\ : std_logic;
SIGNAL \bi_latched[7][-11]~q\ : std_logic;
SIGNAL \bi_latched[5][-11]~267_combout\ : std_logic;
SIGNAL \bi_latched[5][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~q\ : std_logic;
SIGNAL \br_latched[6][-11]~193\ : std_logic;
SIGNAL \br_latched[6][-10]~194_combout\ : std_logic;
SIGNAL \br_latched[6][-10]~q\ : std_logic;
SIGNAL \br_latched[6][-11]~192_combout\ : std_logic;
SIGNAL \br_latched[6][-11]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[5][-11]~170_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ : std_logic;
SIGNAL \bi_latched[5][-10]~270\ : std_logic;
SIGNAL \bi_latched[5][-9]~275_combout\ : std_logic;
SIGNAL \bi_latched[5][-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ : std_logic;
SIGNAL \bi_latched[7][-10]~274\ : std_logic;
SIGNAL \bi_latched[7][-9]~277_combout\ : std_logic;
SIGNAL \bi_latched[7][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\ : std_logic;
SIGNAL \br_latched[6][-10]~195\ : std_logic;
SIGNAL \br_latched[6][-9]~196_combout\ : std_logic;
SIGNAL \br_latched[6][-9]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\ : std_logic;
SIGNAL \yr_sync[5][-11]~171\ : std_logic;
SIGNAL \yr_sync[5][-10]~172_combout\ : std_logic;
SIGNAL \br_latched[6][-9]~197\ : std_logic;
SIGNAL \br_latched[6][-8]~198_combout\ : std_logic;
SIGNAL \br_latched[6][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ : std_logic;
SIGNAL \bi_latched[5][-9]~276\ : std_logic;
SIGNAL \bi_latched[5][-8]~279_combout\ : std_logic;
SIGNAL \bi_latched[5][-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ : std_logic;
SIGNAL \bi_latched[7][-9]~278\ : std_logic;
SIGNAL \bi_latched[7][-8]~281_combout\ : std_logic;
SIGNAL \bi_latched[7][-8]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~q\ : std_logic;
SIGNAL \yr_sync[5][-10]~173\ : std_logic;
SIGNAL \yr_sync[5][-9]~174_combout\ : std_logic;
SIGNAL \br_latched[6][-8]~199\ : std_logic;
SIGNAL \br_latched[6][-7]~200_combout\ : std_logic;
SIGNAL \br_latched[6][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ : std_logic;
SIGNAL \bi_latched[5][-8]~280\ : std_logic;
SIGNAL \bi_latched[5][-7]~283_combout\ : std_logic;
SIGNAL \bi_latched[5][-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ : std_logic;
SIGNAL \bi_latched[7][-8]~282\ : std_logic;
SIGNAL \bi_latched[7][-7]~285_combout\ : std_logic;
SIGNAL \bi_latched[7][-7]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[5][-9]~175\ : std_logic;
SIGNAL \yr_sync[5][-8]~176_combout\ : std_logic;
SIGNAL \br_latched[6][-7]~201\ : std_logic;
SIGNAL \br_latched[6][-6]~202_combout\ : std_logic;
SIGNAL \br_latched[6][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ : std_logic;
SIGNAL \bi_latched[5][-7]~284\ : std_logic;
SIGNAL \bi_latched[5][-6]~287_combout\ : std_logic;
SIGNAL \bi_latched[5][-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ : std_logic;
SIGNAL \bi_latched[7][-7]~286\ : std_logic;
SIGNAL \bi_latched[7][-6]~289_combout\ : std_logic;
SIGNAL \bi_latched[7][-6]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[5][-8]~177\ : std_logic;
SIGNAL \yr_sync[5][-7]~178_combout\ : std_logic;
SIGNAL \br_latched[6][-6]~203\ : std_logic;
SIGNAL \br_latched[6][-5]~204_combout\ : std_logic;
SIGNAL \br_latched[6][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ : std_logic;
SIGNAL \bi_latched[7][-6]~290\ : std_logic;
SIGNAL \bi_latched[7][-5]~293_combout\ : std_logic;
SIGNAL \bi_latched[7][-5]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ : std_logic;
SIGNAL \bi_latched[5][-6]~288\ : std_logic;
SIGNAL \bi_latched[5][-5]~291_combout\ : std_logic;
SIGNAL \bi_latched[5][-5]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\ : std_logic;
SIGNAL \yr_sync[5][-7]~179\ : std_logic;
SIGNAL \yr_sync[5][-6]~180_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ : std_logic;
SIGNAL \bi_latched[5][-5]~292\ : std_logic;
SIGNAL \bi_latched[5][-4]~295_combout\ : std_logic;
SIGNAL \bi_latched[5][-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~28_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ : std_logic;
SIGNAL \bi_latched[7][-5]~294\ : std_logic;
SIGNAL \bi_latched[7][-4]~297_combout\ : std_logic;
SIGNAL \bi_latched[7][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~q\ : std_logic;
SIGNAL \br_latched[6][-5]~205\ : std_logic;
SIGNAL \br_latched[6][-4]~206_combout\ : std_logic;
SIGNAL \br_latched[6][-4]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~q\ : std_logic;
SIGNAL \yr_sync[5][-6]~181\ : std_logic;
SIGNAL \yr_sync[5][-5]~182_combout\ : std_logic;
SIGNAL \br_latched[6][-4]~207\ : std_logic;
SIGNAL \br_latched[6][-3]~208_combout\ : std_logic;
SIGNAL \br_latched[6][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ : std_logic;
SIGNAL \bi_latched[5][-4]~296\ : std_logic;
SIGNAL \bi_latched[5][-3]~299_combout\ : std_logic;
SIGNAL \bi_latched[5][-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~30_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ : std_logic;
SIGNAL \bi_latched[7][-4]~298\ : std_logic;
SIGNAL \bi_latched[7][-3]~301_combout\ : std_logic;
SIGNAL \bi_latched[7][-3]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\ : std_logic;
SIGNAL \yr_sync[5][-5]~183\ : std_logic;
SIGNAL \yr_sync[5][-4]~184_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~36_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ : std_logic;
SIGNAL \bi_latched[7][-3]~302\ : std_logic;
SIGNAL \bi_latched[7][-2]~305_combout\ : std_logic;
SIGNAL \bi_latched[7][-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~32_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ : std_logic;
SIGNAL \bi_latched[5][-3]~300\ : std_logic;
SIGNAL \bi_latched[5][-2]~303_combout\ : std_logic;
SIGNAL \bi_latched[5][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~q\ : std_logic;
SIGNAL \br_latched[6][-3]~209\ : std_logic;
SIGNAL \br_latched[6][-2]~210_combout\ : std_logic;
SIGNAL \br_latched[6][-2]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[5][-4]~185\ : std_logic;
SIGNAL \yr_sync[5][-3]~186_combout\ : std_logic;
SIGNAL \br_latched[6][-2]~211\ : std_logic;
SIGNAL \br_latched[6][-1]~212_combout\ : std_logic;
SIGNAL \br_latched[6][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ : std_logic;
SIGNAL \bi_latched[5][-2]~304\ : std_logic;
SIGNAL \bi_latched[5][-1]~307_combout\ : std_logic;
SIGNAL \bi_latched[5][-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~38_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~34_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ : std_logic;
SIGNAL \bi_latched[7][-2]~306\ : std_logic;
SIGNAL \bi_latched[7][-1]~309_combout\ : std_logic;
SIGNAL \bi_latched[7][-1]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\ : std_logic;
SIGNAL \yr_sync[5][-3]~187\ : std_logic;
SIGNAL \yr_sync[5][-2]~188_combout\ : std_logic;
SIGNAL \br_latched[6][-1]~213\ : std_logic;
SIGNAL \br_latched[6][0]~214_combout\ : std_logic;
SIGNAL \br_latched[6][0]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~q\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[0]~36_combout\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~39\ : std_logic;
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[0]~40_combout\ : std_logic;
SIGNAL \bi_latched[7][-1]~310\ : std_logic;
SIGNAL \bi_latched[7][0]~313_combout\ : std_logic;
SIGNAL \bi_latched[7][0]~q\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~35\ : std_logic;
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[0]~36_combout\ : std_logic;
SIGNAL \bi_latched[5][-1]~308\ : std_logic;
SIGNAL \bi_latched[5][0]~311_combout\ : std_logic;
SIGNAL \bi_latched[5][0]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[5][-2]~189\ : std_logic;
SIGNAL \yr_sync[5][-1]~190_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[5][-1]~191\ : std_logic;
SIGNAL \yr_sync[5][0]~192_combout\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult10|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[5][-11]\ : std_logic;
SIGNAL \Add5~0_combout\ : std_logic;
SIGNAL \yi_sqr[5][0]\ : std_logic;
SIGNAL \yr_sqr[5][0]\ : std_logic;
SIGNAL \yi_sqr[5][-1]\ : std_logic;
SIGNAL \yr_sqr[5][-1]\ : std_logic;
SIGNAL \yi_sqr[5][-2]\ : std_logic;
SIGNAL \yr_sqr[5][-2]\ : std_logic;
SIGNAL \yi_sqr[5][-3]\ : std_logic;
SIGNAL \yr_sqr[5][-3]\ : std_logic;
SIGNAL \yr_sqr[5][-4]\ : std_logic;
SIGNAL \yi_sqr[5][-4]\ : std_logic;
SIGNAL \yr_sqr[5][-5]\ : std_logic;
SIGNAL \yi_sqr[5][-5]\ : std_logic;
SIGNAL \yr_sqr[5][-6]\ : std_logic;
SIGNAL \yi_sqr[5][-6]\ : std_logic;
SIGNAL \yi_sqr[5][-7]\ : std_logic;
SIGNAL \yr_sqr[5][-7]\ : std_logic;
SIGNAL \yr_sqr[5][-8]\ : std_logic;
SIGNAL \yi_sqr[5][-8]\ : std_logic;
SIGNAL \yi_sqr[5][-9]\ : std_logic;
SIGNAL \yr_sqr[5][-9]\ : std_logic;
SIGNAL \yi_sqr[5][-10]\ : std_logic;
SIGNAL \yr_sqr[5][-10]\ : std_logic;
SIGNAL \Add5~1\ : std_logic;
SIGNAL \Add5~3\ : std_logic;
SIGNAL \Add5~5\ : std_logic;
SIGNAL \Add5~7\ : std_logic;
SIGNAL \Add5~9\ : std_logic;
SIGNAL \Add5~11\ : std_logic;
SIGNAL \Add5~13\ : std_logic;
SIGNAL \Add5~15\ : std_logic;
SIGNAL \Add5~17\ : std_logic;
SIGNAL \Add5~19\ : std_logic;
SIGNAL \Add5~21\ : std_logic;
SIGNAL \Add5~23\ : std_logic;
SIGNAL \Add5~24_combout\ : std_logic;
SIGNAL \Add5~22_combout\ : std_logic;
SIGNAL \result~22_combout\ : std_logic;
SIGNAL \z[5][-11]~reg0_q\ : std_logic;
SIGNAL \Add5~2_combout\ : std_logic;
SIGNAL \result~23_combout\ : std_logic;
SIGNAL \z[5][-10]~reg0_q\ : std_logic;
SIGNAL \Add5~4_combout\ : std_logic;
SIGNAL \result~24_combout\ : std_logic;
SIGNAL \z[5][-9]~reg0_q\ : std_logic;
SIGNAL \Add5~6_combout\ : std_logic;
SIGNAL \result~25_combout\ : std_logic;
SIGNAL \z[5][-8]~reg0_q\ : std_logic;
SIGNAL \Add5~8_combout\ : std_logic;
SIGNAL \result~26_combout\ : std_logic;
SIGNAL \z[5][-7]~reg0_q\ : std_logic;
SIGNAL \Add5~10_combout\ : std_logic;
SIGNAL \result~27_combout\ : std_logic;
SIGNAL \z[5][-6]~reg0_q\ : std_logic;
SIGNAL \Add5~12_combout\ : std_logic;
SIGNAL \result~28_combout\ : std_logic;
SIGNAL \z[5][-5]~reg0_q\ : std_logic;
SIGNAL \Add5~14_combout\ : std_logic;
SIGNAL \result~29_combout\ : std_logic;
SIGNAL \z[5][-4]~reg0_q\ : std_logic;
SIGNAL \Add5~16_combout\ : std_logic;
SIGNAL \result~30_combout\ : std_logic;
SIGNAL \z[5][-3]~reg0_q\ : std_logic;
SIGNAL \Add5~18_combout\ : std_logic;
SIGNAL \result~31_combout\ : std_logic;
SIGNAL \z[5][-2]~reg0_q\ : std_logic;
SIGNAL \Add5~20_combout\ : std_logic;
SIGNAL \result~32_combout\ : std_logic;
SIGNAL \z[5][-1]~reg0_q\ : std_logic;
SIGNAL \z[5][0]~2_combout\ : std_logic;
SIGNAL \z[5][0]~reg0_q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched[0]~36_combout\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult8|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[4][-11]\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[4][-10]~155_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[4][-10]~156\ : std_logic;
SIGNAL \yi_sync[4][-9]~157_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[4][-9]~158\ : std_logic;
SIGNAL \yi_sync[4][-8]~159_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[4][-8]~160\ : std_logic;
SIGNAL \yi_sync[4][-7]~161_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[4][-7]~162\ : std_logic;
SIGNAL \yi_sync[4][-6]~163_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[4][-6]~164\ : std_logic;
SIGNAL \yi_sync[4][-5]~165_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[4][-5]~166\ : std_logic;
SIGNAL \yi_sync[4][-4]~167_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[4][-4]~168\ : std_logic;
SIGNAL \yi_sync[4][-3]~169_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[4][-3]~170\ : std_logic;
SIGNAL \yi_sync[4][-2]~171_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[4][-2]~172\ : std_logic;
SIGNAL \yi_sync[4][-1]~173_combout\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched[0]~36_combout\ : std_logic;
SIGNAL \yi_sync[4][-1]~174\ : std_logic;
SIGNAL \yi_sync[4][0]~175_combout\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult9|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[4][-11]\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \yi_sqr[4][0]\ : std_logic;
SIGNAL \yr_sqr[4][0]\ : std_logic;
SIGNAL \yr_sqr[4][-1]\ : std_logic;
SIGNAL \yi_sqr[4][-1]\ : std_logic;
SIGNAL \yr_sqr[4][-2]\ : std_logic;
SIGNAL \yi_sqr[4][-2]\ : std_logic;
SIGNAL \yr_sqr[4][-3]\ : std_logic;
SIGNAL \yi_sqr[4][-3]\ : std_logic;
SIGNAL \yr_sqr[4][-4]\ : std_logic;
SIGNAL \yi_sqr[4][-4]\ : std_logic;
SIGNAL \yr_sqr[4][-5]\ : std_logic;
SIGNAL \yi_sqr[4][-5]\ : std_logic;
SIGNAL \yr_sqr[4][-6]\ : std_logic;
SIGNAL \yi_sqr[4][-6]\ : std_logic;
SIGNAL \yr_sqr[4][-7]\ : std_logic;
SIGNAL \yi_sqr[4][-7]\ : std_logic;
SIGNAL \yr_sqr[4][-8]\ : std_logic;
SIGNAL \yi_sqr[4][-8]\ : std_logic;
SIGNAL \yi_sqr[4][-9]\ : std_logic;
SIGNAL \yr_sqr[4][-9]\ : std_logic;
SIGNAL \yi_sqr[4][-10]\ : std_logic;
SIGNAL \yr_sqr[4][-10]\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~9\ : std_logic;
SIGNAL \Add4~11\ : std_logic;
SIGNAL \Add4~13\ : std_logic;
SIGNAL \Add4~15\ : std_logic;
SIGNAL \Add4~17\ : std_logic;
SIGNAL \Add4~19\ : std_logic;
SIGNAL \Add4~21\ : std_logic;
SIGNAL \Add4~22_combout\ : std_logic;
SIGNAL \Add4~23\ : std_logic;
SIGNAL \Add4~24_combout\ : std_logic;
SIGNAL \result~33_combout\ : std_logic;
SIGNAL \z[4][-11]~reg0_q\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \result~34_combout\ : std_logic;
SIGNAL \z[4][-10]~reg0_q\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \result~35_combout\ : std_logic;
SIGNAL \z[4][-9]~reg0_q\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \result~36_combout\ : std_logic;
SIGNAL \z[4][-8]~reg0_q\ : std_logic;
SIGNAL \Add4~8_combout\ : std_logic;
SIGNAL \result~37_combout\ : std_logic;
SIGNAL \z[4][-7]~reg0_q\ : std_logic;
SIGNAL \Add4~10_combout\ : std_logic;
SIGNAL \result~38_combout\ : std_logic;
SIGNAL \z[4][-6]~reg0_q\ : std_logic;
SIGNAL \Add4~12_combout\ : std_logic;
SIGNAL \result~39_combout\ : std_logic;
SIGNAL \z[4][-5]~reg0_q\ : std_logic;
SIGNAL \Add4~14_combout\ : std_logic;
SIGNAL \result~40_combout\ : std_logic;
SIGNAL \z[4][-4]~reg0_q\ : std_logic;
SIGNAL \Add4~16_combout\ : std_logic;
SIGNAL \result~41_combout\ : std_logic;
SIGNAL \z[4][-3]~reg0_q\ : std_logic;
SIGNAL \Add4~18_combout\ : std_logic;
SIGNAL \result~42_combout\ : std_logic;
SIGNAL \z[4][-2]~reg0_q\ : std_logic;
SIGNAL \Add4~20_combout\ : std_logic;
SIGNAL \result~43_combout\ : std_logic;
SIGNAL \z[4][-1]~reg0_q\ : std_logic;
SIGNAL \z[4][0]~3_combout\ : std_logic;
SIGNAL \z[4][0]~reg0_q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[3][-11]~194_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\ : std_logic;
SIGNAL \yr_sync[3][-11]~195\ : std_logic;
SIGNAL \yr_sync[3][-10]~196_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~q\ : std_logic;
SIGNAL \yr_sync[3][-10]~197\ : std_logic;
SIGNAL \yr_sync[3][-9]~198_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[3][-9]~199\ : std_logic;
SIGNAL \yr_sync[3][-8]~200_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[3][-8]~201\ : std_logic;
SIGNAL \yr_sync[3][-7]~202_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\ : std_logic;
SIGNAL \yr_sync[3][-7]~203\ : std_logic;
SIGNAL \yr_sync[3][-6]~204_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~q\ : std_logic;
SIGNAL \yr_sync[3][-6]~205\ : std_logic;
SIGNAL \yr_sync[3][-5]~206_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\ : std_logic;
SIGNAL \yr_sync[3][-5]~207\ : std_logic;
SIGNAL \yr_sync[3][-4]~208_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[3][-4]~209\ : std_logic;
SIGNAL \yr_sync[3][-3]~210_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\ : std_logic;
SIGNAL \yr_sync[3][-3]~211\ : std_logic;
SIGNAL \yr_sync[3][-2]~212_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[3][-2]~213\ : std_logic;
SIGNAL \yr_sync[3][-1]~214_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[3][-1]~215\ : std_logic;
SIGNAL \yr_sync[3][0]~216_combout\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult6|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[3][-11]\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~q\ : std_logic;
SIGNAL \yi_sync[3][-11]~177_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[3][-11]~178\ : std_logic;
SIGNAL \yi_sync[3][-10]~179_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[3][-10]~180\ : std_logic;
SIGNAL \yi_sync[3][-9]~181_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[3][-9]~182\ : std_logic;
SIGNAL \yi_sync[3][-8]~183_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[3][-8]~184\ : std_logic;
SIGNAL \yi_sync[3][-7]~185_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[3][-7]~186\ : std_logic;
SIGNAL \yi_sync[3][-6]~187_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[3][-6]~188\ : std_logic;
SIGNAL \yi_sync[3][-5]~189_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[3][-5]~190\ : std_logic;
SIGNAL \yi_sync[3][-4]~191_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[3][-4]~192\ : std_logic;
SIGNAL \yi_sync[3][-3]~193_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[3][-3]~194\ : std_logic;
SIGNAL \yi_sync[3][-2]~195_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[3][-2]~196\ : std_logic;
SIGNAL \yi_sync[3][-1]~197_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched[0]~36_combout\ : std_logic;
SIGNAL \yi_sync[3][-1]~198\ : std_logic;
SIGNAL \yi_sync[3][0]~199_combout\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult7|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[3][-11]\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \yi_sqr[3][0]\ : std_logic;
SIGNAL \yr_sqr[3][0]\ : std_logic;
SIGNAL \yi_sqr[3][-1]\ : std_logic;
SIGNAL \yr_sqr[3][-1]\ : std_logic;
SIGNAL \yr_sqr[3][-2]\ : std_logic;
SIGNAL \yi_sqr[3][-2]\ : std_logic;
SIGNAL \yr_sqr[3][-3]\ : std_logic;
SIGNAL \yi_sqr[3][-3]\ : std_logic;
SIGNAL \yi_sqr[3][-4]\ : std_logic;
SIGNAL \yr_sqr[3][-4]\ : std_logic;
SIGNAL \yi_sqr[3][-5]\ : std_logic;
SIGNAL \yr_sqr[3][-5]\ : std_logic;
SIGNAL \yr_sqr[3][-6]\ : std_logic;
SIGNAL \yi_sqr[3][-6]\ : std_logic;
SIGNAL \yi_sqr[3][-7]\ : std_logic;
SIGNAL \yr_sqr[3][-7]\ : std_logic;
SIGNAL \yr_sqr[3][-8]\ : std_logic;
SIGNAL \yi_sqr[3][-8]\ : std_logic;
SIGNAL \yr_sqr[3][-9]\ : std_logic;
SIGNAL \yi_sqr[3][-9]\ : std_logic;
SIGNAL \yi_sqr[3][-10]\ : std_logic;
SIGNAL \yr_sqr[3][-10]\ : std_logic;
SIGNAL \Add3~1\ : std_logic;
SIGNAL \Add3~3\ : std_logic;
SIGNAL \Add3~5\ : std_logic;
SIGNAL \Add3~7\ : std_logic;
SIGNAL \Add3~9\ : std_logic;
SIGNAL \Add3~11\ : std_logic;
SIGNAL \Add3~13\ : std_logic;
SIGNAL \Add3~15\ : std_logic;
SIGNAL \Add3~17\ : std_logic;
SIGNAL \Add3~19\ : std_logic;
SIGNAL \Add3~21\ : std_logic;
SIGNAL \Add3~23\ : std_logic;
SIGNAL \Add3~24_combout\ : std_logic;
SIGNAL \Add3~22_combout\ : std_logic;
SIGNAL \result~44_combout\ : std_logic;
SIGNAL \z[3][-11]~reg0_q\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \result~45_combout\ : std_logic;
SIGNAL \z[3][-10]~reg0_q\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \result~46_combout\ : std_logic;
SIGNAL \z[3][-9]~reg0_q\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \result~47_combout\ : std_logic;
SIGNAL \z[3][-8]~reg0_q\ : std_logic;
SIGNAL \Add3~8_combout\ : std_logic;
SIGNAL \result~48_combout\ : std_logic;
SIGNAL \z[3][-7]~reg0_q\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \result~49_combout\ : std_logic;
SIGNAL \z[3][-6]~reg0_q\ : std_logic;
SIGNAL \Add3~12_combout\ : std_logic;
SIGNAL \result~50_combout\ : std_logic;
SIGNAL \z[3][-5]~reg0_q\ : std_logic;
SIGNAL \Add3~14_combout\ : std_logic;
SIGNAL \result~51_combout\ : std_logic;
SIGNAL \z[3][-4]~reg0_q\ : std_logic;
SIGNAL \Add3~16_combout\ : std_logic;
SIGNAL \result~52_combout\ : std_logic;
SIGNAL \z[3][-3]~reg0_q\ : std_logic;
SIGNAL \Add3~18_combout\ : std_logic;
SIGNAL \result~53_combout\ : std_logic;
SIGNAL \z[3][-2]~reg0_q\ : std_logic;
SIGNAL \Add3~20_combout\ : std_logic;
SIGNAL \result~54_combout\ : std_logic;
SIGNAL \z[3][-1]~reg0_q\ : std_logic;
SIGNAL \z[3][0]~4_combout\ : std_logic;
SIGNAL \z[3][0]~reg0_q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-11]~q\ : std_logic;
SIGNAL \yi_sync[2][-11]~201_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[2][-11]~202\ : std_logic;
SIGNAL \yi_sync[2][-10]~203_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[2][-10]~204\ : std_logic;
SIGNAL \yi_sync[2][-9]~205_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[2][-9]~206\ : std_logic;
SIGNAL \yi_sync[2][-8]~207_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[2][-8]~208\ : std_logic;
SIGNAL \yi_sync[2][-7]~209_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[2][-7]~210\ : std_logic;
SIGNAL \yi_sync[2][-6]~211_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[2][-6]~212\ : std_logic;
SIGNAL \yi_sync[2][-5]~213_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[2][-5]~214\ : std_logic;
SIGNAL \yi_sync[2][-4]~215_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[2][-4]~216\ : std_logic;
SIGNAL \yi_sync[2][-3]~217_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[2][-3]~218\ : std_logic;
SIGNAL \yi_sync[2][-2]~219_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~feeder_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[2][-2]~220\ : std_logic;
SIGNAL \yi_sync[2][-1]~221_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched[0]~36_combout\ : std_logic;
SIGNAL \yi_sync[2][-1]~222\ : std_logic;
SIGNAL \yi_sync[2][0]~223_combout\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult5|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[2][-11]\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[2][-11]~218_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\ : std_logic;
SIGNAL \yr_sync[2][-11]~219\ : std_logic;
SIGNAL \yr_sync[2][-10]~220_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~q\ : std_logic;
SIGNAL \yr_sync[2][-10]~221\ : std_logic;
SIGNAL \yr_sync[2][-9]~222_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[2][-9]~223\ : std_logic;
SIGNAL \yr_sync[2][-8]~224_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[2][-8]~225\ : std_logic;
SIGNAL \yr_sync[2][-7]~226_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\ : std_logic;
SIGNAL \yr_sync[2][-7]~227\ : std_logic;
SIGNAL \yr_sync[2][-6]~228_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~q\ : std_logic;
SIGNAL \yr_sync[2][-6]~229\ : std_logic;
SIGNAL \yr_sync[2][-5]~230_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\ : std_logic;
SIGNAL \yr_sync[2][-5]~231\ : std_logic;
SIGNAL \yr_sync[2][-4]~232_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[2][-4]~233\ : std_logic;
SIGNAL \yr_sync[2][-3]~234_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\ : std_logic;
SIGNAL \yr_sync[2][-3]~235\ : std_logic;
SIGNAL \yr_sync[2][-2]~236_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[2][-2]~237\ : std_logic;
SIGNAL \yr_sync[2][-1]~238_combout\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[2][-1]~239\ : std_logic;
SIGNAL \yr_sync[2][0]~240_combout\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult4|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[2][-11]\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \yr_sqr[2][0]\ : std_logic;
SIGNAL \yi_sqr[2][0]\ : std_logic;
SIGNAL \yr_sqr[2][-1]\ : std_logic;
SIGNAL \yi_sqr[2][-1]\ : std_logic;
SIGNAL \yi_sqr[2][-2]\ : std_logic;
SIGNAL \yr_sqr[2][-2]\ : std_logic;
SIGNAL \yi_sqr[2][-3]\ : std_logic;
SIGNAL \yr_sqr[2][-3]\ : std_logic;
SIGNAL \yr_sqr[2][-4]\ : std_logic;
SIGNAL \yi_sqr[2][-4]\ : std_logic;
SIGNAL \yi_sqr[2][-5]\ : std_logic;
SIGNAL \yr_sqr[2][-5]\ : std_logic;
SIGNAL \yi_sqr[2][-6]\ : std_logic;
SIGNAL \yr_sqr[2][-6]\ : std_logic;
SIGNAL \yi_sqr[2][-7]\ : std_logic;
SIGNAL \yr_sqr[2][-7]\ : std_logic;
SIGNAL \yi_sqr[2][-8]\ : std_logic;
SIGNAL \yr_sqr[2][-8]\ : std_logic;
SIGNAL \yi_sqr[2][-9]\ : std_logic;
SIGNAL \yr_sqr[2][-9]\ : std_logic;
SIGNAL \yi_sqr[2][-10]\ : std_logic;
SIGNAL \yr_sqr[2][-10]\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \result~55_combout\ : std_logic;
SIGNAL \z[2][-11]~reg0_q\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \result~56_combout\ : std_logic;
SIGNAL \z[2][-10]~reg0_q\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \result~57_combout\ : std_logic;
SIGNAL \z[2][-9]~reg0_q\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \result~58_combout\ : std_logic;
SIGNAL \z[2][-8]~reg0_q\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \result~59_combout\ : std_logic;
SIGNAL \z[2][-7]~reg0_q\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \result~60_combout\ : std_logic;
SIGNAL \z[2][-6]~reg0_q\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \result~61_combout\ : std_logic;
SIGNAL \z[2][-5]~reg0_q\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \result~62_combout\ : std_logic;
SIGNAL \z[2][-4]~reg0_q\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \result~63_combout\ : std_logic;
SIGNAL \z[2][-3]~reg0_q\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \result~64_combout\ : std_logic;
SIGNAL \z[2][-2]~reg0_q\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \result~65_combout\ : std_logic;
SIGNAL \z[2][-1]~reg0_q\ : std_logic;
SIGNAL \z[2][0]~5_combout\ : std_logic;
SIGNAL \z[2][0]~reg0_q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~q\ : std_logic;
SIGNAL \yi_sync[1][-11]~225_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\ : std_logic;
SIGNAL \yi_sync[1][-11]~226\ : std_logic;
SIGNAL \yi_sync[1][-10]~227_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~q\ : std_logic;
SIGNAL \yi_sync[1][-10]~228\ : std_logic;
SIGNAL \yi_sync[1][-9]~229_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\ : std_logic;
SIGNAL \yi_sync[1][-9]~230\ : std_logic;
SIGNAL \yi_sync[1][-8]~231_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~q\ : std_logic;
SIGNAL \yi_sync[1][-8]~232\ : std_logic;
SIGNAL \yi_sync[1][-7]~233_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\ : std_logic;
SIGNAL \yi_sync[1][-7]~234\ : std_logic;
SIGNAL \yi_sync[1][-6]~235_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~q\ : std_logic;
SIGNAL \yi_sync[1][-6]~236\ : std_logic;
SIGNAL \yi_sync[1][-5]~237_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\ : std_logic;
SIGNAL \yi_sync[1][-5]~238\ : std_logic;
SIGNAL \yi_sync[1][-4]~239_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~q\ : std_logic;
SIGNAL \yi_sync[1][-4]~240\ : std_logic;
SIGNAL \yi_sync[1][-3]~241_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\ : std_logic;
SIGNAL \yi_sync[1][-3]~242\ : std_logic;
SIGNAL \yi_sync[1][-2]~243_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~q\ : std_logic;
SIGNAL \yi_sync[1][-2]~244\ : std_logic;
SIGNAL \yi_sync[1][-1]~245_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched[0]~36_combout\ : std_logic;
SIGNAL \yi_sync[1][-1]~246\ : std_logic;
SIGNAL \yi_sync[1][0]~247_combout\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult3|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yi_sqr[1][0]\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~14_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~q\ : std_logic;
SIGNAL \yr_sync[1][-11]~242_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~16_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\ : std_logic;
SIGNAL \yr_sync[1][-11]~243\ : std_logic;
SIGNAL \yr_sync[1][-10]~244_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~18_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~q\ : std_logic;
SIGNAL \yr_sync[1][-10]~245\ : std_logic;
SIGNAL \yr_sync[1][-9]~246_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~20_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\ : std_logic;
SIGNAL \yr_sync[1][-9]~247\ : std_logic;
SIGNAL \yr_sync[1][-8]~248_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~22_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~q\ : std_logic;
SIGNAL \yr_sync[1][-8]~249\ : std_logic;
SIGNAL \yr_sync[1][-7]~250_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~24_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\ : std_logic;
SIGNAL \yr_sync[1][-7]~251\ : std_logic;
SIGNAL \yr_sync[1][-6]~252_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~26_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~q\ : std_logic;
SIGNAL \yr_sync[1][-6]~253\ : std_logic;
SIGNAL \yr_sync[1][-5]~254_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~28_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\ : std_logic;
SIGNAL \yr_sync[1][-5]~255\ : std_logic;
SIGNAL \yr_sync[1][-4]~256_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~30_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~q\ : std_logic;
SIGNAL \yr_sync[1][-4]~257\ : std_logic;
SIGNAL \yr_sync[1][-3]~258_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~32_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\ : std_logic;
SIGNAL \yr_sync[1][-3]~259\ : std_logic;
SIGNAL \yr_sync[1][-2]~260_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~q\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~34_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~q\ : std_logic;
SIGNAL \yr_sync[1][-2]~261\ : std_logic;
SIGNAL \yr_sync[1][-1]~262_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched[0]~36_combout\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~35\ : std_logic;
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched[0]~36_combout\ : std_logic;
SIGNAL \yr_sync[1][-1]~263\ : std_logic;
SIGNAL \yr_sync[1][0]~264_combout\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult2|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[1][0]\ : std_logic;
SIGNAL \yi_sqr[1][-1]\ : std_logic;
SIGNAL \yr_sqr[1][-1]\ : std_logic;
SIGNAL \yr_sqr[1][-2]\ : std_logic;
SIGNAL \yi_sqr[1][-2]\ : std_logic;
SIGNAL \yr_sqr[1][-3]\ : std_logic;
SIGNAL \yi_sqr[1][-3]\ : std_logic;
SIGNAL \yi_sqr[1][-4]\ : std_logic;
SIGNAL \yr_sqr[1][-4]\ : std_logic;
SIGNAL \yi_sqr[1][-5]\ : std_logic;
SIGNAL \yr_sqr[1][-5]\ : std_logic;
SIGNAL \yr_sqr[1][-6]\ : std_logic;
SIGNAL \yi_sqr[1][-6]\ : std_logic;
SIGNAL \yi_sqr[1][-7]\ : std_logic;
SIGNAL \yr_sqr[1][-7]\ : std_logic;
SIGNAL \yr_sqr[1][-8]\ : std_logic;
SIGNAL \yi_sqr[1][-8]\ : std_logic;
SIGNAL \yr_sqr[1][-9]\ : std_logic;
SIGNAL \yi_sqr[1][-9]\ : std_logic;
SIGNAL \yr_sqr[1][-10]\ : std_logic;
SIGNAL \yi_sqr[1][-10]\ : std_logic;
SIGNAL \yi_sqr[1][-11]\ : std_logic;
SIGNAL \yr_sqr[1][-11]\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \result~66_combout\ : std_logic;
SIGNAL \z[1][-11]~reg0_q\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \result~67_combout\ : std_logic;
SIGNAL \z[1][-10]~reg0_q\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \result~68_combout\ : std_logic;
SIGNAL \z[1][-9]~reg0_q\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \result~69_combout\ : std_logic;
SIGNAL \z[1][-8]~reg0_q\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \result~70_combout\ : std_logic;
SIGNAL \z[1][-7]~reg0_q\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \result~71_combout\ : std_logic;
SIGNAL \z[1][-6]~reg0_q\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \result~72_combout\ : std_logic;
SIGNAL \z[1][-5]~reg0_q\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \result~73_combout\ : std_logic;
SIGNAL \z[1][-4]~reg0_q\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \result~74_combout\ : std_logic;
SIGNAL \z[1][-3]~reg0_q\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \result~75_combout\ : std_logic;
SIGNAL \z[1][-2]~reg0_q\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \result~76_combout\ : std_logic;
SIGNAL \z[1][-1]~reg0_q\ : std_logic;
SIGNAL \z[1][0]~6_combout\ : std_logic;
SIGNAL \z[1][0]~reg0_q\ : std_logic;
SIGNAL \yr_sync[0][-11]~267_cout\ : std_logic;
SIGNAL \yr_sync[0][-11]~268_combout\ : std_logic;
SIGNAL \yr_sync[0][-11]~269\ : std_logic;
SIGNAL \yr_sync[0][-10]~270_combout\ : std_logic;
SIGNAL \yr_sync[0][-10]~271\ : std_logic;
SIGNAL \yr_sync[0][-9]~272_combout\ : std_logic;
SIGNAL \yr_sync[0][-9]~273\ : std_logic;
SIGNAL \yr_sync[0][-8]~274_combout\ : std_logic;
SIGNAL \yr_sync[0][-8]~275\ : std_logic;
SIGNAL \yr_sync[0][-7]~276_combout\ : std_logic;
SIGNAL \yr_sync[0][-7]~277\ : std_logic;
SIGNAL \yr_sync[0][-6]~278_combout\ : std_logic;
SIGNAL \yr_sync[0][-6]~279\ : std_logic;
SIGNAL \yr_sync[0][-5]~280_combout\ : std_logic;
SIGNAL \yr_sync[0][-5]~281\ : std_logic;
SIGNAL \yr_sync[0][-4]~282_combout\ : std_logic;
SIGNAL \yr_sync[0][-4]~283\ : std_logic;
SIGNAL \yr_sync[0][-3]~284_combout\ : std_logic;
SIGNAL \yr_sync[0][-3]~285\ : std_logic;
SIGNAL \yr_sync[0][-2]~286_combout\ : std_logic;
SIGNAL \yr_sync[0][-2]~287\ : std_logic;
SIGNAL \yr_sync[0][-1]~288_combout\ : std_logic;
SIGNAL \yr_sync[0][-1]~289\ : std_logic;
SIGNAL \yr_sync[0][0]~290_combout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~10\ : std_logic;
SIGNAL \Mult0|auto_generated|mac_mult1~11\ : std_logic;
SIGNAL \yr_sqr[0][-11]\ : std_logic;
SIGNAL \z[0][-11]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-11]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-10]\ : std_logic;
SIGNAL \z[0][-10]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-10]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-9]\ : std_logic;
SIGNAL \z[0][-9]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-9]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-8]\ : std_logic;
SIGNAL \z[0][-8]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-8]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-7]\ : std_logic;
SIGNAL \z[0][-7]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-7]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-6]\ : std_logic;
SIGNAL \z[0][-6]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-6]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-5]\ : std_logic;
SIGNAL \z[0][-5]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-5]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-4]\ : std_logic;
SIGNAL \z[0][-4]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-4]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-3]\ : std_logic;
SIGNAL \z[0][-3]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-3]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-2]\ : std_logic;
SIGNAL \z[0][-2]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-2]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][-1]\ : std_logic;
SIGNAL \z[0][-1]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][-1]~reg0_q\ : std_logic;
SIGNAL \yr_sqr[0][0]\ : std_logic;
SIGNAL \z[0][0]~reg0feeder_combout\ : std_logic;
SIGNAL \z[0][0]~reg0_q\ : std_logic;
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \g_radix4_1:1:u_radix4_1|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:2:u_radix4_1|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:3:u_radix4_1|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:1:u_radix4_1|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:2:u_radix4_1|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:2:u_radix4_1|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:2:u_radix4_1|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b3i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b0i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b1i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:0:u_radix4_1|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:1:u_radix4_1|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:0:u_radix4_2|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:3:u_radix4_1|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:2:u_radix4_2|b3i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:0:u_radix4_2|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b2i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:3:u_radix4_1|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:2:u_radix4_2|b2i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:0:u_radix4_2|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:3:u_radix4_1|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:0:u_radix4_2|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:2:u_radix4_2|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b3i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:0:u_radix4_1|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b0i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:1:u_radix4_1|b1r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b2i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:0:u_radix4_1|b3r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:2:u_radix4_2|b1i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:3:u_radix4_2|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:1:u_radix4_2|b1i_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_2:2:u_radix4_2|b2r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_radix4_1:0:u_radix4_1|b0r_latched\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3\ : std_logic_vector(0 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_rst <= rst;
ww_load_data <= load_data;
ww_x <= x;
z <= ww_z;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mult16|auto_generated|mac_out2_DATAA_bus\ <= (\Mult16|auto_generated|mac_mult1~DATAOUT23\ & \Mult16|auto_generated|mac_mult1~DATAOUT22\ & \Mult16|auto_generated|mac_mult1~DATAOUT21\ & \Mult16|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult16|auto_generated|mac_mult1~DATAOUT19\ & \Mult16|auto_generated|mac_mult1~DATAOUT18\ & \Mult16|auto_generated|mac_mult1~DATAOUT17\ & \Mult16|auto_generated|mac_mult1~DATAOUT16\ & \Mult16|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult16|auto_generated|mac_mult1~DATAOUT14\ & \Mult16|auto_generated|mac_mult1~DATAOUT13\ & \Mult16|auto_generated|mac_mult1~DATAOUT12\ & \Mult16|auto_generated|mac_mult1~DATAOUT11\ & \Mult16|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult16|auto_generated|mac_mult1~DATAOUT9\ & \Mult16|auto_generated|mac_mult1~DATAOUT8\ & \Mult16|auto_generated|mac_mult1~DATAOUT7\ & \Mult16|auto_generated|mac_mult1~DATAOUT6\ & \Mult16|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult16|auto_generated|mac_mult1~DATAOUT4\ & \Mult16|auto_generated|mac_mult1~DATAOUT3\ & \Mult16|auto_generated|mac_mult1~DATAOUT2\ & \Mult16|auto_generated|mac_mult1~DATAOUT1\ & \Mult16|auto_generated|mac_mult1~dataout\ & 
\Mult16|auto_generated|mac_mult1~11\ & \Mult16|auto_generated|mac_mult1~10\ & \Mult16|auto_generated|mac_mult1~9\ & \Mult16|auto_generated|mac_mult1~8\ & \Mult16|auto_generated|mac_mult1~7\ & \Mult16|auto_generated|mac_mult1~6\ & 
\Mult16|auto_generated|mac_mult1~5\ & \Mult16|auto_generated|mac_mult1~4\ & \Mult16|auto_generated|mac_mult1~3\ & \Mult16|auto_generated|mac_mult1~2\ & \Mult16|auto_generated|mac_mult1~1\ & \Mult16|auto_generated|mac_mult1~0\);

\Mult16|auto_generated|mac_out2~0\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult16|auto_generated|mac_out2~1\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult16|auto_generated|mac_out2~2\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult16|auto_generated|mac_out2~3\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult16|auto_generated|mac_out2~4\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult16|auto_generated|mac_out2~5\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult16|auto_generated|mac_out2~6\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult16|auto_generated|mac_out2~7\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult16|auto_generated|mac_out2~8\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult16|auto_generated|mac_out2~9\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult16|auto_generated|mac_out2~10\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult16|auto_generated|mac_out2~11\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult16|auto_generated|mac_out2~dataout\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult16|auto_generated|mac_out2~DATAOUT1\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult16|auto_generated|mac_out2~DATAOUT2\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult16|auto_generated|mac_out2~DATAOUT3\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult16|auto_generated|mac_out2~DATAOUT4\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult16|auto_generated|mac_out2~DATAOUT5\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult16|auto_generated|mac_out2~DATAOUT6\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult16|auto_generated|mac_out2~DATAOUT7\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult16|auto_generated|mac_out2~DATAOUT8\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult16|auto_generated|mac_out2~DATAOUT9\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult16|auto_generated|mac_out2~DATAOUT10\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[8][-11]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[8][-10]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[8][-9]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[8][-8]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[8][-7]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[8][-6]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[8][-5]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[8][-4]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[8][-3]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[8][-2]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[8][-1]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[8][0]\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult16|auto_generated|mac_out2~DATAOUT23\ <= \Mult16|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult15|auto_generated|mac_out2_DATAA_bus\ <= (\Mult15|auto_generated|mac_mult1~DATAOUT23\ & \Mult15|auto_generated|mac_mult1~DATAOUT22\ & \Mult15|auto_generated|mac_mult1~DATAOUT21\ & \Mult15|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult15|auto_generated|mac_mult1~DATAOUT19\ & \Mult15|auto_generated|mac_mult1~DATAOUT18\ & \Mult15|auto_generated|mac_mult1~DATAOUT17\ & \Mult15|auto_generated|mac_mult1~DATAOUT16\ & \Mult15|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult15|auto_generated|mac_mult1~DATAOUT14\ & \Mult15|auto_generated|mac_mult1~DATAOUT13\ & \Mult15|auto_generated|mac_mult1~DATAOUT12\ & \Mult15|auto_generated|mac_mult1~DATAOUT11\ & \Mult15|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult15|auto_generated|mac_mult1~DATAOUT9\ & \Mult15|auto_generated|mac_mult1~DATAOUT8\ & \Mult15|auto_generated|mac_mult1~DATAOUT7\ & \Mult15|auto_generated|mac_mult1~DATAOUT6\ & \Mult15|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult15|auto_generated|mac_mult1~DATAOUT4\ & \Mult15|auto_generated|mac_mult1~DATAOUT3\ & \Mult15|auto_generated|mac_mult1~DATAOUT2\ & \Mult15|auto_generated|mac_mult1~DATAOUT1\ & \Mult15|auto_generated|mac_mult1~dataout\ & 
\Mult15|auto_generated|mac_mult1~11\ & \Mult15|auto_generated|mac_mult1~10\ & \Mult15|auto_generated|mac_mult1~9\ & \Mult15|auto_generated|mac_mult1~8\ & \Mult15|auto_generated|mac_mult1~7\ & \Mult15|auto_generated|mac_mult1~6\ & 
\Mult15|auto_generated|mac_mult1~5\ & \Mult15|auto_generated|mac_mult1~4\ & \Mult15|auto_generated|mac_mult1~3\ & \Mult15|auto_generated|mac_mult1~2\ & \Mult15|auto_generated|mac_mult1~1\ & \Mult15|auto_generated|mac_mult1~0\);

\Mult15|auto_generated|mac_out2~0\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult15|auto_generated|mac_out2~1\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult15|auto_generated|mac_out2~2\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult15|auto_generated|mac_out2~3\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult15|auto_generated|mac_out2~4\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult15|auto_generated|mac_out2~5\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult15|auto_generated|mac_out2~6\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult15|auto_generated|mac_out2~7\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult15|auto_generated|mac_out2~8\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult15|auto_generated|mac_out2~9\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult15|auto_generated|mac_out2~10\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult15|auto_generated|mac_out2~11\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult15|auto_generated|mac_out2~dataout\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult15|auto_generated|mac_out2~DATAOUT1\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult15|auto_generated|mac_out2~DATAOUT2\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult15|auto_generated|mac_out2~DATAOUT3\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult15|auto_generated|mac_out2~DATAOUT4\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult15|auto_generated|mac_out2~DATAOUT5\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult15|auto_generated|mac_out2~DATAOUT6\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult15|auto_generated|mac_out2~DATAOUT7\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult15|auto_generated|mac_out2~DATAOUT8\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult15|auto_generated|mac_out2~DATAOUT9\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult15|auto_generated|mac_out2~DATAOUT10\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[7][-11]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[7][-10]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[7][-9]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[7][-8]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[7][-7]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[7][-6]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[7][-5]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[7][-4]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[7][-3]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[7][-2]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[7][-1]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[7][0]\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult15|auto_generated|mac_out2~DATAOUT23\ <= \Mult15|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult14|auto_generated|mac_out2_DATAA_bus\ <= (\Mult14|auto_generated|mac_mult1~DATAOUT23\ & \Mult14|auto_generated|mac_mult1~DATAOUT22\ & \Mult14|auto_generated|mac_mult1~DATAOUT21\ & \Mult14|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult14|auto_generated|mac_mult1~DATAOUT19\ & \Mult14|auto_generated|mac_mult1~DATAOUT18\ & \Mult14|auto_generated|mac_mult1~DATAOUT17\ & \Mult14|auto_generated|mac_mult1~DATAOUT16\ & \Mult14|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult14|auto_generated|mac_mult1~DATAOUT14\ & \Mult14|auto_generated|mac_mult1~DATAOUT13\ & \Mult14|auto_generated|mac_mult1~DATAOUT12\ & \Mult14|auto_generated|mac_mult1~DATAOUT11\ & \Mult14|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult14|auto_generated|mac_mult1~DATAOUT9\ & \Mult14|auto_generated|mac_mult1~DATAOUT8\ & \Mult14|auto_generated|mac_mult1~DATAOUT7\ & \Mult14|auto_generated|mac_mult1~DATAOUT6\ & \Mult14|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult14|auto_generated|mac_mult1~DATAOUT4\ & \Mult14|auto_generated|mac_mult1~DATAOUT3\ & \Mult14|auto_generated|mac_mult1~DATAOUT2\ & \Mult14|auto_generated|mac_mult1~DATAOUT1\ & \Mult14|auto_generated|mac_mult1~dataout\ & 
\Mult14|auto_generated|mac_mult1~11\ & \Mult14|auto_generated|mac_mult1~10\ & \Mult14|auto_generated|mac_mult1~9\ & \Mult14|auto_generated|mac_mult1~8\ & \Mult14|auto_generated|mac_mult1~7\ & \Mult14|auto_generated|mac_mult1~6\ & 
\Mult14|auto_generated|mac_mult1~5\ & \Mult14|auto_generated|mac_mult1~4\ & \Mult14|auto_generated|mac_mult1~3\ & \Mult14|auto_generated|mac_mult1~2\ & \Mult14|auto_generated|mac_mult1~1\ & \Mult14|auto_generated|mac_mult1~0\);

\Mult14|auto_generated|mac_out2~0\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult14|auto_generated|mac_out2~1\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult14|auto_generated|mac_out2~2\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult14|auto_generated|mac_out2~3\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult14|auto_generated|mac_out2~4\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult14|auto_generated|mac_out2~5\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult14|auto_generated|mac_out2~6\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult14|auto_generated|mac_out2~7\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult14|auto_generated|mac_out2~8\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult14|auto_generated|mac_out2~9\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult14|auto_generated|mac_out2~10\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult14|auto_generated|mac_out2~11\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult14|auto_generated|mac_out2~dataout\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult14|auto_generated|mac_out2~DATAOUT1\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult14|auto_generated|mac_out2~DATAOUT2\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult14|auto_generated|mac_out2~DATAOUT3\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult14|auto_generated|mac_out2~DATAOUT4\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult14|auto_generated|mac_out2~DATAOUT5\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult14|auto_generated|mac_out2~DATAOUT6\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult14|auto_generated|mac_out2~DATAOUT7\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult14|auto_generated|mac_out2~DATAOUT8\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult14|auto_generated|mac_out2~DATAOUT9\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult14|auto_generated|mac_out2~DATAOUT10\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[7][-11]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[7][-10]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[7][-9]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[7][-8]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[7][-7]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[7][-6]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[7][-5]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[7][-4]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[7][-3]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[7][-2]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[7][-1]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[7][0]\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult14|auto_generated|mac_out2~DATAOUT23\ <= \Mult14|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult13|auto_generated|mac_out2_DATAA_bus\ <= (\Mult13|auto_generated|mac_mult1~DATAOUT23\ & \Mult13|auto_generated|mac_mult1~DATAOUT22\ & \Mult13|auto_generated|mac_mult1~DATAOUT21\ & \Mult13|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult13|auto_generated|mac_mult1~DATAOUT19\ & \Mult13|auto_generated|mac_mult1~DATAOUT18\ & \Mult13|auto_generated|mac_mult1~DATAOUT17\ & \Mult13|auto_generated|mac_mult1~DATAOUT16\ & \Mult13|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult13|auto_generated|mac_mult1~DATAOUT14\ & \Mult13|auto_generated|mac_mult1~DATAOUT13\ & \Mult13|auto_generated|mac_mult1~DATAOUT12\ & \Mult13|auto_generated|mac_mult1~DATAOUT11\ & \Mult13|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult13|auto_generated|mac_mult1~DATAOUT9\ & \Mult13|auto_generated|mac_mult1~DATAOUT8\ & \Mult13|auto_generated|mac_mult1~DATAOUT7\ & \Mult13|auto_generated|mac_mult1~DATAOUT6\ & \Mult13|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult13|auto_generated|mac_mult1~DATAOUT4\ & \Mult13|auto_generated|mac_mult1~DATAOUT3\ & \Mult13|auto_generated|mac_mult1~DATAOUT2\ & \Mult13|auto_generated|mac_mult1~DATAOUT1\ & \Mult13|auto_generated|mac_mult1~dataout\ & 
\Mult13|auto_generated|mac_mult1~11\ & \Mult13|auto_generated|mac_mult1~10\ & \Mult13|auto_generated|mac_mult1~9\ & \Mult13|auto_generated|mac_mult1~8\ & \Mult13|auto_generated|mac_mult1~7\ & \Mult13|auto_generated|mac_mult1~6\ & 
\Mult13|auto_generated|mac_mult1~5\ & \Mult13|auto_generated|mac_mult1~4\ & \Mult13|auto_generated|mac_mult1~3\ & \Mult13|auto_generated|mac_mult1~2\ & \Mult13|auto_generated|mac_mult1~1\ & \Mult13|auto_generated|mac_mult1~0\);

\Mult13|auto_generated|mac_out2~0\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult13|auto_generated|mac_out2~1\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult13|auto_generated|mac_out2~2\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult13|auto_generated|mac_out2~3\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult13|auto_generated|mac_out2~4\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult13|auto_generated|mac_out2~5\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult13|auto_generated|mac_out2~6\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult13|auto_generated|mac_out2~7\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult13|auto_generated|mac_out2~8\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult13|auto_generated|mac_out2~9\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult13|auto_generated|mac_out2~10\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult13|auto_generated|mac_out2~11\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult13|auto_generated|mac_out2~dataout\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult13|auto_generated|mac_out2~DATAOUT1\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult13|auto_generated|mac_out2~DATAOUT2\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult13|auto_generated|mac_out2~DATAOUT3\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult13|auto_generated|mac_out2~DATAOUT4\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult13|auto_generated|mac_out2~DATAOUT5\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult13|auto_generated|mac_out2~DATAOUT6\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult13|auto_generated|mac_out2~DATAOUT7\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult13|auto_generated|mac_out2~DATAOUT8\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult13|auto_generated|mac_out2~DATAOUT9\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult13|auto_generated|mac_out2~DATAOUT10\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[6][-11]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[6][-10]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[6][-9]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[6][-8]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[6][-7]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[6][-6]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[6][-5]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[6][-4]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[6][-3]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[6][-2]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[6][-1]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[6][0]\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult13|auto_generated|mac_out2~DATAOUT23\ <= \Mult13|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult12|auto_generated|mac_out2_DATAA_bus\ <= (\Mult12|auto_generated|mac_mult1~DATAOUT23\ & \Mult12|auto_generated|mac_mult1~DATAOUT22\ & \Mult12|auto_generated|mac_mult1~DATAOUT21\ & \Mult12|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult12|auto_generated|mac_mult1~DATAOUT19\ & \Mult12|auto_generated|mac_mult1~DATAOUT18\ & \Mult12|auto_generated|mac_mult1~DATAOUT17\ & \Mult12|auto_generated|mac_mult1~DATAOUT16\ & \Mult12|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult12|auto_generated|mac_mult1~DATAOUT14\ & \Mult12|auto_generated|mac_mult1~DATAOUT13\ & \Mult12|auto_generated|mac_mult1~DATAOUT12\ & \Mult12|auto_generated|mac_mult1~DATAOUT11\ & \Mult12|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult12|auto_generated|mac_mult1~DATAOUT9\ & \Mult12|auto_generated|mac_mult1~DATAOUT8\ & \Mult12|auto_generated|mac_mult1~DATAOUT7\ & \Mult12|auto_generated|mac_mult1~DATAOUT6\ & \Mult12|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult12|auto_generated|mac_mult1~DATAOUT4\ & \Mult12|auto_generated|mac_mult1~DATAOUT3\ & \Mult12|auto_generated|mac_mult1~DATAOUT2\ & \Mult12|auto_generated|mac_mult1~DATAOUT1\ & \Mult12|auto_generated|mac_mult1~dataout\ & 
\Mult12|auto_generated|mac_mult1~11\ & \Mult12|auto_generated|mac_mult1~10\ & \Mult12|auto_generated|mac_mult1~9\ & \Mult12|auto_generated|mac_mult1~8\ & \Mult12|auto_generated|mac_mult1~7\ & \Mult12|auto_generated|mac_mult1~6\ & 
\Mult12|auto_generated|mac_mult1~5\ & \Mult12|auto_generated|mac_mult1~4\ & \Mult12|auto_generated|mac_mult1~3\ & \Mult12|auto_generated|mac_mult1~2\ & \Mult12|auto_generated|mac_mult1~1\ & \Mult12|auto_generated|mac_mult1~0\);

\Mult12|auto_generated|mac_out2~0\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult12|auto_generated|mac_out2~1\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult12|auto_generated|mac_out2~2\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult12|auto_generated|mac_out2~3\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult12|auto_generated|mac_out2~4\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult12|auto_generated|mac_out2~5\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult12|auto_generated|mac_out2~6\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult12|auto_generated|mac_out2~7\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult12|auto_generated|mac_out2~8\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult12|auto_generated|mac_out2~9\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult12|auto_generated|mac_out2~10\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult12|auto_generated|mac_out2~11\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult12|auto_generated|mac_out2~dataout\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult12|auto_generated|mac_out2~DATAOUT1\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult12|auto_generated|mac_out2~DATAOUT2\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult12|auto_generated|mac_out2~DATAOUT3\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult12|auto_generated|mac_out2~DATAOUT4\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult12|auto_generated|mac_out2~DATAOUT5\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult12|auto_generated|mac_out2~DATAOUT6\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult12|auto_generated|mac_out2~DATAOUT7\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult12|auto_generated|mac_out2~DATAOUT8\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult12|auto_generated|mac_out2~DATAOUT9\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult12|auto_generated|mac_out2~DATAOUT10\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[6][-11]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[6][-10]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[6][-9]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[6][-8]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[6][-7]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[6][-6]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[6][-5]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[6][-4]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[6][-3]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[6][-2]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[6][-1]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[6][0]\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult12|auto_generated|mac_out2~DATAOUT23\ <= \Mult12|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\Mult11|auto_generated|mac_mult1~DATAOUT23\ & \Mult11|auto_generated|mac_mult1~DATAOUT22\ & \Mult11|auto_generated|mac_mult1~DATAOUT21\ & \Mult11|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult11|auto_generated|mac_mult1~DATAOUT19\ & \Mult11|auto_generated|mac_mult1~DATAOUT18\ & \Mult11|auto_generated|mac_mult1~DATAOUT17\ & \Mult11|auto_generated|mac_mult1~DATAOUT16\ & \Mult11|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult11|auto_generated|mac_mult1~DATAOUT14\ & \Mult11|auto_generated|mac_mult1~DATAOUT13\ & \Mult11|auto_generated|mac_mult1~DATAOUT12\ & \Mult11|auto_generated|mac_mult1~DATAOUT11\ & \Mult11|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult11|auto_generated|mac_mult1~DATAOUT9\ & \Mult11|auto_generated|mac_mult1~DATAOUT8\ & \Mult11|auto_generated|mac_mult1~DATAOUT7\ & \Mult11|auto_generated|mac_mult1~DATAOUT6\ & \Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult11|auto_generated|mac_mult1~DATAOUT4\ & \Mult11|auto_generated|mac_mult1~DATAOUT3\ & \Mult11|auto_generated|mac_mult1~DATAOUT2\ & \Mult11|auto_generated|mac_mult1~DATAOUT1\ & \Mult11|auto_generated|mac_mult1~dataout\ & 
\Mult11|auto_generated|mac_mult1~11\ & \Mult11|auto_generated|mac_mult1~10\ & \Mult11|auto_generated|mac_mult1~9\ & \Mult11|auto_generated|mac_mult1~8\ & \Mult11|auto_generated|mac_mult1~7\ & \Mult11|auto_generated|mac_mult1~6\ & 
\Mult11|auto_generated|mac_mult1~5\ & \Mult11|auto_generated|mac_mult1~4\ & \Mult11|auto_generated|mac_mult1~3\ & \Mult11|auto_generated|mac_mult1~2\ & \Mult11|auto_generated|mac_mult1~1\ & \Mult11|auto_generated|mac_mult1~0\);

\Mult11|auto_generated|mac_out2~0\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult11|auto_generated|mac_out2~1\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult11|auto_generated|mac_out2~2\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult11|auto_generated|mac_out2~3\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult11|auto_generated|mac_out2~4\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult11|auto_generated|mac_out2~5\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult11|auto_generated|mac_out2~6\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult11|auto_generated|mac_out2~7\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult11|auto_generated|mac_out2~8\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult11|auto_generated|mac_out2~9\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult11|auto_generated|mac_out2~10\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult11|auto_generated|mac_out2~11\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult11|auto_generated|mac_out2~dataout\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult11|auto_generated|mac_out2~DATAOUT1\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult11|auto_generated|mac_out2~DATAOUT2\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult11|auto_generated|mac_out2~DATAOUT3\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult11|auto_generated|mac_out2~DATAOUT4\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult11|auto_generated|mac_out2~DATAOUT5\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult11|auto_generated|mac_out2~DATAOUT6\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult11|auto_generated|mac_out2~DATAOUT7\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult11|auto_generated|mac_out2~DATAOUT8\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult11|auto_generated|mac_out2~DATAOUT9\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult11|auto_generated|mac_out2~DATAOUT10\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[5][-11]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[5][-10]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[5][-9]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[5][-8]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[5][-7]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[5][-6]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[5][-5]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[5][-4]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[5][-3]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[5][-2]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[5][-1]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[5][0]\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult11|auto_generated|mac_out2~DATAOUT23\ <= \Mult11|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\Mult10|auto_generated|mac_mult1~DATAOUT23\ & \Mult10|auto_generated|mac_mult1~DATAOUT22\ & \Mult10|auto_generated|mac_mult1~DATAOUT21\ & \Mult10|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult10|auto_generated|mac_mult1~DATAOUT19\ & \Mult10|auto_generated|mac_mult1~DATAOUT18\ & \Mult10|auto_generated|mac_mult1~DATAOUT17\ & \Mult10|auto_generated|mac_mult1~DATAOUT16\ & \Mult10|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult10|auto_generated|mac_mult1~DATAOUT14\ & \Mult10|auto_generated|mac_mult1~DATAOUT13\ & \Mult10|auto_generated|mac_mult1~DATAOUT12\ & \Mult10|auto_generated|mac_mult1~DATAOUT11\ & \Mult10|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult10|auto_generated|mac_mult1~DATAOUT9\ & \Mult10|auto_generated|mac_mult1~DATAOUT8\ & \Mult10|auto_generated|mac_mult1~DATAOUT7\ & \Mult10|auto_generated|mac_mult1~DATAOUT6\ & \Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult10|auto_generated|mac_mult1~DATAOUT4\ & \Mult10|auto_generated|mac_mult1~DATAOUT3\ & \Mult10|auto_generated|mac_mult1~DATAOUT2\ & \Mult10|auto_generated|mac_mult1~DATAOUT1\ & \Mult10|auto_generated|mac_mult1~dataout\ & 
\Mult10|auto_generated|mac_mult1~11\ & \Mult10|auto_generated|mac_mult1~10\ & \Mult10|auto_generated|mac_mult1~9\ & \Mult10|auto_generated|mac_mult1~8\ & \Mult10|auto_generated|mac_mult1~7\ & \Mult10|auto_generated|mac_mult1~6\ & 
\Mult10|auto_generated|mac_mult1~5\ & \Mult10|auto_generated|mac_mult1~4\ & \Mult10|auto_generated|mac_mult1~3\ & \Mult10|auto_generated|mac_mult1~2\ & \Mult10|auto_generated|mac_mult1~1\ & \Mult10|auto_generated|mac_mult1~0\);

\Mult10|auto_generated|mac_out2~0\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult10|auto_generated|mac_out2~1\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult10|auto_generated|mac_out2~2\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult10|auto_generated|mac_out2~3\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult10|auto_generated|mac_out2~4\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult10|auto_generated|mac_out2~5\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult10|auto_generated|mac_out2~6\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult10|auto_generated|mac_out2~7\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult10|auto_generated|mac_out2~8\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult10|auto_generated|mac_out2~9\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult10|auto_generated|mac_out2~10\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult10|auto_generated|mac_out2~11\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult10|auto_generated|mac_out2~dataout\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult10|auto_generated|mac_out2~DATAOUT1\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult10|auto_generated|mac_out2~DATAOUT2\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult10|auto_generated|mac_out2~DATAOUT3\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult10|auto_generated|mac_out2~DATAOUT4\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult10|auto_generated|mac_out2~DATAOUT5\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult10|auto_generated|mac_out2~DATAOUT6\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult10|auto_generated|mac_out2~DATAOUT7\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult10|auto_generated|mac_out2~DATAOUT8\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult10|auto_generated|mac_out2~DATAOUT9\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult10|auto_generated|mac_out2~DATAOUT10\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[5][-11]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[5][-10]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[5][-9]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[5][-8]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[5][-7]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[5][-6]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[5][-5]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[5][-4]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[5][-3]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[5][-2]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[5][-1]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[5][0]\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult10|auto_generated|mac_out2~DATAOUT23\ <= \Mult10|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\Mult9|auto_generated|mac_mult1~DATAOUT23\ & \Mult9|auto_generated|mac_mult1~DATAOUT22\ & \Mult9|auto_generated|mac_mult1~DATAOUT21\ & \Mult9|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult9|auto_generated|mac_mult1~DATAOUT19\ & \Mult9|auto_generated|mac_mult1~DATAOUT18\ & \Mult9|auto_generated|mac_mult1~DATAOUT17\ & \Mult9|auto_generated|mac_mult1~DATAOUT16\ & \Mult9|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult9|auto_generated|mac_mult1~DATAOUT14\ & \Mult9|auto_generated|mac_mult1~DATAOUT13\ & \Mult9|auto_generated|mac_mult1~DATAOUT12\ & \Mult9|auto_generated|mac_mult1~DATAOUT11\ & \Mult9|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult9|auto_generated|mac_mult1~DATAOUT9\ & \Mult9|auto_generated|mac_mult1~DATAOUT8\ & \Mult9|auto_generated|mac_mult1~DATAOUT7\ & \Mult9|auto_generated|mac_mult1~DATAOUT6\ & \Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult9|auto_generated|mac_mult1~DATAOUT4\ & \Mult9|auto_generated|mac_mult1~DATAOUT3\ & \Mult9|auto_generated|mac_mult1~DATAOUT2\ & \Mult9|auto_generated|mac_mult1~DATAOUT1\ & \Mult9|auto_generated|mac_mult1~dataout\ & \Mult9|auto_generated|mac_mult1~11\
& \Mult9|auto_generated|mac_mult1~10\ & \Mult9|auto_generated|mac_mult1~9\ & \Mult9|auto_generated|mac_mult1~8\ & \Mult9|auto_generated|mac_mult1~7\ & \Mult9|auto_generated|mac_mult1~6\ & \Mult9|auto_generated|mac_mult1~5\ & 
\Mult9|auto_generated|mac_mult1~4\ & \Mult9|auto_generated|mac_mult1~3\ & \Mult9|auto_generated|mac_mult1~2\ & \Mult9|auto_generated|mac_mult1~1\ & \Mult9|auto_generated|mac_mult1~0\);

\Mult9|auto_generated|mac_out2~0\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult9|auto_generated|mac_out2~1\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult9|auto_generated|mac_out2~2\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult9|auto_generated|mac_out2~3\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult9|auto_generated|mac_out2~4\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult9|auto_generated|mac_out2~5\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult9|auto_generated|mac_out2~6\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult9|auto_generated|mac_out2~7\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult9|auto_generated|mac_out2~8\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult9|auto_generated|mac_out2~9\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult9|auto_generated|mac_out2~10\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult9|auto_generated|mac_out2~11\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult9|auto_generated|mac_out2~dataout\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult9|auto_generated|mac_out2~DATAOUT1\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult9|auto_generated|mac_out2~DATAOUT2\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult9|auto_generated|mac_out2~DATAOUT3\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult9|auto_generated|mac_out2~DATAOUT4\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult9|auto_generated|mac_out2~DATAOUT5\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult9|auto_generated|mac_out2~DATAOUT6\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult9|auto_generated|mac_out2~DATAOUT7\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult9|auto_generated|mac_out2~DATAOUT8\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult9|auto_generated|mac_out2~DATAOUT9\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult9|auto_generated|mac_out2~DATAOUT10\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[4][-11]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[4][-10]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[4][-9]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[4][-8]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[4][-7]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[4][-6]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[4][-5]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[4][-4]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[4][-3]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[4][-2]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[4][-1]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[4][0]\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult9|auto_generated|mac_out2~DATAOUT23\ <= \Mult9|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\Mult8|auto_generated|mac_mult1~DATAOUT23\ & \Mult8|auto_generated|mac_mult1~DATAOUT22\ & \Mult8|auto_generated|mac_mult1~DATAOUT21\ & \Mult8|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult8|auto_generated|mac_mult1~DATAOUT19\ & \Mult8|auto_generated|mac_mult1~DATAOUT18\ & \Mult8|auto_generated|mac_mult1~DATAOUT17\ & \Mult8|auto_generated|mac_mult1~DATAOUT16\ & \Mult8|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult8|auto_generated|mac_mult1~DATAOUT14\ & \Mult8|auto_generated|mac_mult1~DATAOUT13\ & \Mult8|auto_generated|mac_mult1~DATAOUT12\ & \Mult8|auto_generated|mac_mult1~DATAOUT11\ & \Mult8|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult8|auto_generated|mac_mult1~DATAOUT9\ & \Mult8|auto_generated|mac_mult1~DATAOUT8\ & \Mult8|auto_generated|mac_mult1~DATAOUT7\ & \Mult8|auto_generated|mac_mult1~DATAOUT6\ & \Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult8|auto_generated|mac_mult1~DATAOUT4\ & \Mult8|auto_generated|mac_mult1~DATAOUT3\ & \Mult8|auto_generated|mac_mult1~DATAOUT2\ & \Mult8|auto_generated|mac_mult1~DATAOUT1\ & \Mult8|auto_generated|mac_mult1~dataout\ & \Mult8|auto_generated|mac_mult1~11\
& \Mult8|auto_generated|mac_mult1~10\ & \Mult8|auto_generated|mac_mult1~9\ & \Mult8|auto_generated|mac_mult1~8\ & \Mult8|auto_generated|mac_mult1~7\ & \Mult8|auto_generated|mac_mult1~6\ & \Mult8|auto_generated|mac_mult1~5\ & 
\Mult8|auto_generated|mac_mult1~4\ & \Mult8|auto_generated|mac_mult1~3\ & \Mult8|auto_generated|mac_mult1~2\ & \Mult8|auto_generated|mac_mult1~1\ & \Mult8|auto_generated|mac_mult1~0\);

\Mult8|auto_generated|mac_out2~0\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult8|auto_generated|mac_out2~1\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult8|auto_generated|mac_out2~2\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult8|auto_generated|mac_out2~3\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult8|auto_generated|mac_out2~4\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult8|auto_generated|mac_out2~5\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult8|auto_generated|mac_out2~6\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult8|auto_generated|mac_out2~7\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult8|auto_generated|mac_out2~8\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult8|auto_generated|mac_out2~9\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult8|auto_generated|mac_out2~10\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult8|auto_generated|mac_out2~11\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult8|auto_generated|mac_out2~dataout\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult8|auto_generated|mac_out2~DATAOUT1\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult8|auto_generated|mac_out2~DATAOUT2\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult8|auto_generated|mac_out2~DATAOUT3\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult8|auto_generated|mac_out2~DATAOUT4\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult8|auto_generated|mac_out2~DATAOUT5\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult8|auto_generated|mac_out2~DATAOUT6\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult8|auto_generated|mac_out2~DATAOUT7\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult8|auto_generated|mac_out2~DATAOUT8\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult8|auto_generated|mac_out2~DATAOUT9\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult8|auto_generated|mac_out2~DATAOUT10\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[4][-11]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[4][-10]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[4][-9]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[4][-8]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[4][-7]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[4][-6]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[4][-5]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[4][-4]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[4][-3]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[4][-2]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[4][-1]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[4][0]\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult8|auto_generated|mac_out2~DATAOUT23\ <= \Mult8|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\Mult7|auto_generated|mac_mult1~DATAOUT23\ & \Mult7|auto_generated|mac_mult1~DATAOUT22\ & \Mult7|auto_generated|mac_mult1~DATAOUT21\ & \Mult7|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult7|auto_generated|mac_mult1~DATAOUT19\ & \Mult7|auto_generated|mac_mult1~DATAOUT18\ & \Mult7|auto_generated|mac_mult1~DATAOUT17\ & \Mult7|auto_generated|mac_mult1~DATAOUT16\ & \Mult7|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult7|auto_generated|mac_mult1~DATAOUT14\ & \Mult7|auto_generated|mac_mult1~DATAOUT13\ & \Mult7|auto_generated|mac_mult1~DATAOUT12\ & \Mult7|auto_generated|mac_mult1~DATAOUT11\ & \Mult7|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult7|auto_generated|mac_mult1~DATAOUT9\ & \Mult7|auto_generated|mac_mult1~DATAOUT8\ & \Mult7|auto_generated|mac_mult1~DATAOUT7\ & \Mult7|auto_generated|mac_mult1~DATAOUT6\ & \Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult7|auto_generated|mac_mult1~DATAOUT4\ & \Mult7|auto_generated|mac_mult1~DATAOUT3\ & \Mult7|auto_generated|mac_mult1~DATAOUT2\ & \Mult7|auto_generated|mac_mult1~DATAOUT1\ & \Mult7|auto_generated|mac_mult1~dataout\ & \Mult7|auto_generated|mac_mult1~11\
& \Mult7|auto_generated|mac_mult1~10\ & \Mult7|auto_generated|mac_mult1~9\ & \Mult7|auto_generated|mac_mult1~8\ & \Mult7|auto_generated|mac_mult1~7\ & \Mult7|auto_generated|mac_mult1~6\ & \Mult7|auto_generated|mac_mult1~5\ & 
\Mult7|auto_generated|mac_mult1~4\ & \Mult7|auto_generated|mac_mult1~3\ & \Mult7|auto_generated|mac_mult1~2\ & \Mult7|auto_generated|mac_mult1~1\ & \Mult7|auto_generated|mac_mult1~0\);

\Mult7|auto_generated|mac_out2~0\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult7|auto_generated|mac_out2~1\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult7|auto_generated|mac_out2~2\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult7|auto_generated|mac_out2~3\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult7|auto_generated|mac_out2~4\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult7|auto_generated|mac_out2~5\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult7|auto_generated|mac_out2~6\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult7|auto_generated|mac_out2~7\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult7|auto_generated|mac_out2~8\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult7|auto_generated|mac_out2~9\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult7|auto_generated|mac_out2~10\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult7|auto_generated|mac_out2~11\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult7|auto_generated|mac_out2~dataout\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult7|auto_generated|mac_out2~DATAOUT1\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult7|auto_generated|mac_out2~DATAOUT2\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult7|auto_generated|mac_out2~DATAOUT3\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult7|auto_generated|mac_out2~DATAOUT4\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult7|auto_generated|mac_out2~DATAOUT5\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult7|auto_generated|mac_out2~DATAOUT6\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult7|auto_generated|mac_out2~DATAOUT7\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult7|auto_generated|mac_out2~DATAOUT8\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult7|auto_generated|mac_out2~DATAOUT9\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult7|auto_generated|mac_out2~DATAOUT10\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[3][-11]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[3][-10]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[3][-9]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[3][-8]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[3][-7]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[3][-6]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[3][-5]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[3][-4]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[3][-3]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[3][-2]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[3][-1]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[3][0]\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult7|auto_generated|mac_out2~DATAOUT23\ <= \Mult7|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\Mult6|auto_generated|mac_mult1~DATAOUT23\ & \Mult6|auto_generated|mac_mult1~DATAOUT22\ & \Mult6|auto_generated|mac_mult1~DATAOUT21\ & \Mult6|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult6|auto_generated|mac_mult1~DATAOUT19\ & \Mult6|auto_generated|mac_mult1~DATAOUT18\ & \Mult6|auto_generated|mac_mult1~DATAOUT17\ & \Mult6|auto_generated|mac_mult1~DATAOUT16\ & \Mult6|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult6|auto_generated|mac_mult1~DATAOUT14\ & \Mult6|auto_generated|mac_mult1~DATAOUT13\ & \Mult6|auto_generated|mac_mult1~DATAOUT12\ & \Mult6|auto_generated|mac_mult1~DATAOUT11\ & \Mult6|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult6|auto_generated|mac_mult1~DATAOUT9\ & \Mult6|auto_generated|mac_mult1~DATAOUT8\ & \Mult6|auto_generated|mac_mult1~DATAOUT7\ & \Mult6|auto_generated|mac_mult1~DATAOUT6\ & \Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult6|auto_generated|mac_mult1~DATAOUT4\ & \Mult6|auto_generated|mac_mult1~DATAOUT3\ & \Mult6|auto_generated|mac_mult1~DATAOUT2\ & \Mult6|auto_generated|mac_mult1~DATAOUT1\ & \Mult6|auto_generated|mac_mult1~dataout\ & \Mult6|auto_generated|mac_mult1~11\
& \Mult6|auto_generated|mac_mult1~10\ & \Mult6|auto_generated|mac_mult1~9\ & \Mult6|auto_generated|mac_mult1~8\ & \Mult6|auto_generated|mac_mult1~7\ & \Mult6|auto_generated|mac_mult1~6\ & \Mult6|auto_generated|mac_mult1~5\ & 
\Mult6|auto_generated|mac_mult1~4\ & \Mult6|auto_generated|mac_mult1~3\ & \Mult6|auto_generated|mac_mult1~2\ & \Mult6|auto_generated|mac_mult1~1\ & \Mult6|auto_generated|mac_mult1~0\);

\Mult6|auto_generated|mac_out2~0\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult6|auto_generated|mac_out2~1\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult6|auto_generated|mac_out2~2\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult6|auto_generated|mac_out2~3\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult6|auto_generated|mac_out2~4\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult6|auto_generated|mac_out2~5\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult6|auto_generated|mac_out2~6\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult6|auto_generated|mac_out2~7\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult6|auto_generated|mac_out2~8\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult6|auto_generated|mac_out2~9\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult6|auto_generated|mac_out2~10\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult6|auto_generated|mac_out2~11\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult6|auto_generated|mac_out2~dataout\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult6|auto_generated|mac_out2~DATAOUT1\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult6|auto_generated|mac_out2~DATAOUT2\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult6|auto_generated|mac_out2~DATAOUT3\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult6|auto_generated|mac_out2~DATAOUT4\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult6|auto_generated|mac_out2~DATAOUT5\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult6|auto_generated|mac_out2~DATAOUT6\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult6|auto_generated|mac_out2~DATAOUT7\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult6|auto_generated|mac_out2~DATAOUT8\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult6|auto_generated|mac_out2~DATAOUT9\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult6|auto_generated|mac_out2~DATAOUT10\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[3][-11]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[3][-10]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[3][-9]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[3][-8]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[3][-7]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[3][-6]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[3][-5]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[3][-4]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[3][-3]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[3][-2]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[3][-1]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[3][0]\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult6|auto_generated|mac_out2~DATAOUT23\ <= \Mult6|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\Mult5|auto_generated|mac_mult1~DATAOUT23\ & \Mult5|auto_generated|mac_mult1~DATAOUT22\ & \Mult5|auto_generated|mac_mult1~DATAOUT21\ & \Mult5|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult5|auto_generated|mac_mult1~DATAOUT19\ & \Mult5|auto_generated|mac_mult1~DATAOUT18\ & \Mult5|auto_generated|mac_mult1~DATAOUT17\ & \Mult5|auto_generated|mac_mult1~DATAOUT16\ & \Mult5|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult5|auto_generated|mac_mult1~DATAOUT14\ & \Mult5|auto_generated|mac_mult1~DATAOUT13\ & \Mult5|auto_generated|mac_mult1~DATAOUT12\ & \Mult5|auto_generated|mac_mult1~DATAOUT11\ & \Mult5|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult5|auto_generated|mac_mult1~DATAOUT9\ & \Mult5|auto_generated|mac_mult1~DATAOUT8\ & \Mult5|auto_generated|mac_mult1~DATAOUT7\ & \Mult5|auto_generated|mac_mult1~DATAOUT6\ & \Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult5|auto_generated|mac_mult1~DATAOUT4\ & \Mult5|auto_generated|mac_mult1~DATAOUT3\ & \Mult5|auto_generated|mac_mult1~DATAOUT2\ & \Mult5|auto_generated|mac_mult1~DATAOUT1\ & \Mult5|auto_generated|mac_mult1~dataout\ & \Mult5|auto_generated|mac_mult1~11\
& \Mult5|auto_generated|mac_mult1~10\ & \Mult5|auto_generated|mac_mult1~9\ & \Mult5|auto_generated|mac_mult1~8\ & \Mult5|auto_generated|mac_mult1~7\ & \Mult5|auto_generated|mac_mult1~6\ & \Mult5|auto_generated|mac_mult1~5\ & 
\Mult5|auto_generated|mac_mult1~4\ & \Mult5|auto_generated|mac_mult1~3\ & \Mult5|auto_generated|mac_mult1~2\ & \Mult5|auto_generated|mac_mult1~1\ & \Mult5|auto_generated|mac_mult1~0\);

\Mult5|auto_generated|mac_out2~0\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult5|auto_generated|mac_out2~1\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult5|auto_generated|mac_out2~2\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult5|auto_generated|mac_out2~3\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult5|auto_generated|mac_out2~4\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult5|auto_generated|mac_out2~5\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult5|auto_generated|mac_out2~6\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult5|auto_generated|mac_out2~7\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult5|auto_generated|mac_out2~8\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult5|auto_generated|mac_out2~9\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult5|auto_generated|mac_out2~10\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult5|auto_generated|mac_out2~11\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult5|auto_generated|mac_out2~dataout\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult5|auto_generated|mac_out2~DATAOUT1\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult5|auto_generated|mac_out2~DATAOUT2\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult5|auto_generated|mac_out2~DATAOUT3\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult5|auto_generated|mac_out2~DATAOUT4\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult5|auto_generated|mac_out2~DATAOUT5\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult5|auto_generated|mac_out2~DATAOUT6\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult5|auto_generated|mac_out2~DATAOUT7\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult5|auto_generated|mac_out2~DATAOUT8\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult5|auto_generated|mac_out2~DATAOUT9\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult5|auto_generated|mac_out2~DATAOUT10\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[2][-11]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[2][-10]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[2][-9]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[2][-8]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[2][-7]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[2][-6]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[2][-5]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[2][-4]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[2][-3]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[2][-2]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[2][-1]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[2][0]\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult5|auto_generated|mac_out2~DATAOUT23\ <= \Mult5|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\Mult4|auto_generated|mac_mult1~DATAOUT23\ & \Mult4|auto_generated|mac_mult1~DATAOUT22\ & \Mult4|auto_generated|mac_mult1~DATAOUT21\ & \Mult4|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult4|auto_generated|mac_mult1~DATAOUT19\ & \Mult4|auto_generated|mac_mult1~DATAOUT18\ & \Mult4|auto_generated|mac_mult1~DATAOUT17\ & \Mult4|auto_generated|mac_mult1~DATAOUT16\ & \Mult4|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult4|auto_generated|mac_mult1~DATAOUT14\ & \Mult4|auto_generated|mac_mult1~DATAOUT13\ & \Mult4|auto_generated|mac_mult1~DATAOUT12\ & \Mult4|auto_generated|mac_mult1~DATAOUT11\ & \Mult4|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult4|auto_generated|mac_mult1~DATAOUT9\ & \Mult4|auto_generated|mac_mult1~DATAOUT8\ & \Mult4|auto_generated|mac_mult1~DATAOUT7\ & \Mult4|auto_generated|mac_mult1~DATAOUT6\ & \Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult4|auto_generated|mac_mult1~DATAOUT4\ & \Mult4|auto_generated|mac_mult1~DATAOUT3\ & \Mult4|auto_generated|mac_mult1~DATAOUT2\ & \Mult4|auto_generated|mac_mult1~DATAOUT1\ & \Mult4|auto_generated|mac_mult1~dataout\ & \Mult4|auto_generated|mac_mult1~11\
& \Mult4|auto_generated|mac_mult1~10\ & \Mult4|auto_generated|mac_mult1~9\ & \Mult4|auto_generated|mac_mult1~8\ & \Mult4|auto_generated|mac_mult1~7\ & \Mult4|auto_generated|mac_mult1~6\ & \Mult4|auto_generated|mac_mult1~5\ & 
\Mult4|auto_generated|mac_mult1~4\ & \Mult4|auto_generated|mac_mult1~3\ & \Mult4|auto_generated|mac_mult1~2\ & \Mult4|auto_generated|mac_mult1~1\ & \Mult4|auto_generated|mac_mult1~0\);

\Mult4|auto_generated|mac_out2~0\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult4|auto_generated|mac_out2~1\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult4|auto_generated|mac_out2~2\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult4|auto_generated|mac_out2~3\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult4|auto_generated|mac_out2~4\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult4|auto_generated|mac_out2~5\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult4|auto_generated|mac_out2~6\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult4|auto_generated|mac_out2~7\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult4|auto_generated|mac_out2~8\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult4|auto_generated|mac_out2~9\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult4|auto_generated|mac_out2~10\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult4|auto_generated|mac_out2~11\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult4|auto_generated|mac_out2~dataout\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult4|auto_generated|mac_out2~DATAOUT1\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult4|auto_generated|mac_out2~DATAOUT2\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult4|auto_generated|mac_out2~DATAOUT3\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult4|auto_generated|mac_out2~DATAOUT4\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult4|auto_generated|mac_out2~DATAOUT5\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult4|auto_generated|mac_out2~DATAOUT6\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult4|auto_generated|mac_out2~DATAOUT7\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult4|auto_generated|mac_out2~DATAOUT8\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult4|auto_generated|mac_out2~DATAOUT9\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult4|auto_generated|mac_out2~DATAOUT10\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[2][-11]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[2][-10]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[2][-9]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[2][-8]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[2][-7]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[2][-6]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[2][-5]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[2][-4]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[2][-3]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[2][-2]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[2][-1]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[2][0]\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult4|auto_generated|mac_out2~DATAOUT23\ <= \Mult4|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\Mult3|auto_generated|mac_mult1~DATAOUT23\ & \Mult3|auto_generated|mac_mult1~DATAOUT22\ & \Mult3|auto_generated|mac_mult1~DATAOUT21\ & \Mult3|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult3|auto_generated|mac_mult1~DATAOUT19\ & \Mult3|auto_generated|mac_mult1~DATAOUT18\ & \Mult3|auto_generated|mac_mult1~DATAOUT17\ & \Mult3|auto_generated|mac_mult1~DATAOUT16\ & \Mult3|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult3|auto_generated|mac_mult1~DATAOUT14\ & \Mult3|auto_generated|mac_mult1~DATAOUT13\ & \Mult3|auto_generated|mac_mult1~DATAOUT12\ & \Mult3|auto_generated|mac_mult1~DATAOUT11\ & \Mult3|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult3|auto_generated|mac_mult1~DATAOUT9\ & \Mult3|auto_generated|mac_mult1~DATAOUT8\ & \Mult3|auto_generated|mac_mult1~DATAOUT7\ & \Mult3|auto_generated|mac_mult1~DATAOUT6\ & \Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult3|auto_generated|mac_mult1~DATAOUT4\ & \Mult3|auto_generated|mac_mult1~DATAOUT3\ & \Mult3|auto_generated|mac_mult1~DATAOUT2\ & \Mult3|auto_generated|mac_mult1~DATAOUT1\ & \Mult3|auto_generated|mac_mult1~dataout\ & \Mult3|auto_generated|mac_mult1~11\
& \Mult3|auto_generated|mac_mult1~10\ & \Mult3|auto_generated|mac_mult1~9\ & \Mult3|auto_generated|mac_mult1~8\ & \Mult3|auto_generated|mac_mult1~7\ & \Mult3|auto_generated|mac_mult1~6\ & \Mult3|auto_generated|mac_mult1~5\ & 
\Mult3|auto_generated|mac_mult1~4\ & \Mult3|auto_generated|mac_mult1~3\ & \Mult3|auto_generated|mac_mult1~2\ & \Mult3|auto_generated|mac_mult1~1\ & \Mult3|auto_generated|mac_mult1~0\);

\Mult3|auto_generated|mac_out2~0\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult3|auto_generated|mac_out2~1\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult3|auto_generated|mac_out2~2\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult3|auto_generated|mac_out2~3\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult3|auto_generated|mac_out2~4\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult3|auto_generated|mac_out2~5\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult3|auto_generated|mac_out2~6\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult3|auto_generated|mac_out2~7\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult3|auto_generated|mac_out2~8\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult3|auto_generated|mac_out2~9\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult3|auto_generated|mac_out2~10\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult3|auto_generated|mac_out2~11\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult3|auto_generated|mac_out2~dataout\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult3|auto_generated|mac_out2~DATAOUT1\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult3|auto_generated|mac_out2~DATAOUT2\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult3|auto_generated|mac_out2~DATAOUT3\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult3|auto_generated|mac_out2~DATAOUT4\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult3|auto_generated|mac_out2~DATAOUT5\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult3|auto_generated|mac_out2~DATAOUT6\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult3|auto_generated|mac_out2~DATAOUT7\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult3|auto_generated|mac_out2~DATAOUT8\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult3|auto_generated|mac_out2~DATAOUT9\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult3|auto_generated|mac_out2~DATAOUT10\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(22);
\yi_sqr[1][-11]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(23);
\yi_sqr[1][-10]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(24);
\yi_sqr[1][-9]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(25);
\yi_sqr[1][-8]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(26);
\yi_sqr[1][-7]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(27);
\yi_sqr[1][-6]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(28);
\yi_sqr[1][-5]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(29);
\yi_sqr[1][-4]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(30);
\yi_sqr[1][-3]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(31);
\yi_sqr[1][-2]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(32);
\yi_sqr[1][-1]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(33);
\yi_sqr[1][0]\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult3|auto_generated|mac_out2~DATAOUT23\ <= \Mult3|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\Mult2|auto_generated|mac_mult1~DATAOUT23\ & \Mult2|auto_generated|mac_mult1~DATAOUT22\ & \Mult2|auto_generated|mac_mult1~DATAOUT21\ & \Mult2|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult2|auto_generated|mac_mult1~DATAOUT19\ & \Mult2|auto_generated|mac_mult1~DATAOUT18\ & \Mult2|auto_generated|mac_mult1~DATAOUT17\ & \Mult2|auto_generated|mac_mult1~DATAOUT16\ & \Mult2|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult2|auto_generated|mac_mult1~DATAOUT14\ & \Mult2|auto_generated|mac_mult1~DATAOUT13\ & \Mult2|auto_generated|mac_mult1~DATAOUT12\ & \Mult2|auto_generated|mac_mult1~DATAOUT11\ & \Mult2|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult2|auto_generated|mac_mult1~DATAOUT9\ & \Mult2|auto_generated|mac_mult1~DATAOUT8\ & \Mult2|auto_generated|mac_mult1~DATAOUT7\ & \Mult2|auto_generated|mac_mult1~DATAOUT6\ & \Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult2|auto_generated|mac_mult1~DATAOUT4\ & \Mult2|auto_generated|mac_mult1~DATAOUT3\ & \Mult2|auto_generated|mac_mult1~DATAOUT2\ & \Mult2|auto_generated|mac_mult1~DATAOUT1\ & \Mult2|auto_generated|mac_mult1~dataout\ & \Mult2|auto_generated|mac_mult1~11\
& \Mult2|auto_generated|mac_mult1~10\ & \Mult2|auto_generated|mac_mult1~9\ & \Mult2|auto_generated|mac_mult1~8\ & \Mult2|auto_generated|mac_mult1~7\ & \Mult2|auto_generated|mac_mult1~6\ & \Mult2|auto_generated|mac_mult1~5\ & 
\Mult2|auto_generated|mac_mult1~4\ & \Mult2|auto_generated|mac_mult1~3\ & \Mult2|auto_generated|mac_mult1~2\ & \Mult2|auto_generated|mac_mult1~1\ & \Mult2|auto_generated|mac_mult1~0\);

\Mult2|auto_generated|mac_out2~0\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult2|auto_generated|mac_out2~1\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult2|auto_generated|mac_out2~2\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult2|auto_generated|mac_out2~3\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult2|auto_generated|mac_out2~4\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult2|auto_generated|mac_out2~5\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult2|auto_generated|mac_out2~6\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult2|auto_generated|mac_out2~7\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult2|auto_generated|mac_out2~8\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult2|auto_generated|mac_out2~9\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult2|auto_generated|mac_out2~10\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult2|auto_generated|mac_out2~11\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult2|auto_generated|mac_out2~dataout\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult2|auto_generated|mac_out2~DATAOUT1\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult2|auto_generated|mac_out2~DATAOUT2\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult2|auto_generated|mac_out2~DATAOUT3\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult2|auto_generated|mac_out2~DATAOUT4\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult2|auto_generated|mac_out2~DATAOUT5\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult2|auto_generated|mac_out2~DATAOUT6\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult2|auto_generated|mac_out2~DATAOUT7\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult2|auto_generated|mac_out2~DATAOUT8\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult2|auto_generated|mac_out2~DATAOUT9\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult2|auto_generated|mac_out2~DATAOUT10\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[1][-11]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[1][-10]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[1][-9]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[1][-8]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[1][-7]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[1][-6]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[1][-5]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[1][-4]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[1][-3]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[1][-2]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[1][-1]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[1][0]\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult2|auto_generated|mac_out2~DATAOUT23\ <= \Mult2|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\Mult0|auto_generated|mac_mult1~DATAOUT23\ & \Mult0|auto_generated|mac_mult1~DATAOUT22\ & \Mult0|auto_generated|mac_mult1~DATAOUT21\ & \Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT19\ & \Mult0|auto_generated|mac_mult1~DATAOUT18\ & \Mult0|auto_generated|mac_mult1~DATAOUT17\ & \Mult0|auto_generated|mac_mult1~DATAOUT16\ & \Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT14\ & \Mult0|auto_generated|mac_mult1~DATAOUT13\ & \Mult0|auto_generated|mac_mult1~DATAOUT12\ & \Mult0|auto_generated|mac_mult1~DATAOUT11\ & \Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT9\ & \Mult0|auto_generated|mac_mult1~DATAOUT8\ & \Mult0|auto_generated|mac_mult1~DATAOUT7\ & \Mult0|auto_generated|mac_mult1~DATAOUT6\ & \Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\Mult0|auto_generated|mac_mult1~DATAOUT4\ & \Mult0|auto_generated|mac_mult1~DATAOUT3\ & \Mult0|auto_generated|mac_mult1~DATAOUT2\ & \Mult0|auto_generated|mac_mult1~DATAOUT1\ & \Mult0|auto_generated|mac_mult1~dataout\ & \Mult0|auto_generated|mac_mult1~11\
& \Mult0|auto_generated|mac_mult1~10\ & \Mult0|auto_generated|mac_mult1~9\ & \Mult0|auto_generated|mac_mult1~8\ & \Mult0|auto_generated|mac_mult1~7\ & \Mult0|auto_generated|mac_mult1~6\ & \Mult0|auto_generated|mac_mult1~5\ & 
\Mult0|auto_generated|mac_mult1~4\ & \Mult0|auto_generated|mac_mult1~3\ & \Mult0|auto_generated|mac_mult1~2\ & \Mult0|auto_generated|mac_mult1~1\ & \Mult0|auto_generated|mac_mult1~0\);

\Mult0|auto_generated|mac_out2~0\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\Mult0|auto_generated|mac_out2~1\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\Mult0|auto_generated|mac_out2~2\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\Mult0|auto_generated|mac_out2~3\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\Mult0|auto_generated|mac_out2~4\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\Mult0|auto_generated|mac_out2~5\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\Mult0|auto_generated|mac_out2~6\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\Mult0|auto_generated|mac_out2~7\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\Mult0|auto_generated|mac_out2~8\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\Mult0|auto_generated|mac_out2~9\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\Mult0|auto_generated|mac_out2~10\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\Mult0|auto_generated|mac_out2~11\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\Mult0|auto_generated|mac_out2~dataout\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\Mult0|auto_generated|mac_out2~DATAOUT1\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\Mult0|auto_generated|mac_out2~DATAOUT2\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\Mult0|auto_generated|mac_out2~DATAOUT3\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\Mult0|auto_generated|mac_out2~DATAOUT4\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\Mult0|auto_generated|mac_out2~DATAOUT5\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\Mult0|auto_generated|mac_out2~DATAOUT6\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\Mult0|auto_generated|mac_out2~DATAOUT7\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\Mult0|auto_generated|mac_out2~DATAOUT8\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\Mult0|auto_generated|mac_out2~DATAOUT9\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\Mult0|auto_generated|mac_out2~DATAOUT10\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\yr_sqr[0][-11]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\yr_sqr[0][-10]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\yr_sqr[0][-9]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\yr_sqr[0][-8]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\yr_sqr[0][-7]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\yr_sqr[0][-6]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\yr_sqr[0][-5]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\yr_sqr[0][-4]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\yr_sqr[0][-3]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\yr_sqr[0][-2]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\yr_sqr[0][-1]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\yr_sqr[0][0]\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\Mult0|auto_generated|mac_out2~DATAOUT23\ <= \Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\Mult16|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[8][0]~120_combout\ & \yr_sync[8][-1]~118_combout\ & \yr_sync[8][-2]~116_combout\ & \yr_sync[8][-3]~114_combout\ & \yr_sync[8][-4]~112_combout\ & \yr_sync[8][-5]~110_combout\ & 
\yr_sync[8][-6]~108_combout\ & \yr_sync[8][-7]~106_combout\ & \yr_sync[8][-8]~104_combout\ & \yr_sync[8][-9]~102_combout\ & \yr_sync[8][-10]~100_combout\ & \yr_sync[8][-11]~98_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult16|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[8][0]~120_combout\ & \yr_sync[8][-1]~118_combout\ & \yr_sync[8][-2]~116_combout\ & \yr_sync[8][-3]~114_combout\ & \yr_sync[8][-4]~112_combout\ & \yr_sync[8][-5]~110_combout\ & 
\yr_sync[8][-6]~108_combout\ & \yr_sync[8][-7]~106_combout\ & \yr_sync[8][-8]~104_combout\ & \yr_sync[8][-9]~102_combout\ & \yr_sync[8][-10]~100_combout\ & \yr_sync[8][-11]~98_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult16|auto_generated|mac_mult1~0\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult16|auto_generated|mac_mult1~1\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult16|auto_generated|mac_mult1~2\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult16|auto_generated|mac_mult1~3\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult16|auto_generated|mac_mult1~4\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult16|auto_generated|mac_mult1~5\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult16|auto_generated|mac_mult1~6\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult16|auto_generated|mac_mult1~7\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult16|auto_generated|mac_mult1~8\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult16|auto_generated|mac_mult1~9\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult16|auto_generated|mac_mult1~10\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult16|auto_generated|mac_mult1~11\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult16|auto_generated|mac_mult1~dataout\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult16|auto_generated|mac_mult1~DATAOUT1\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult16|auto_generated|mac_mult1~DATAOUT2\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult16|auto_generated|mac_mult1~DATAOUT3\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult16|auto_generated|mac_mult1~DATAOUT4\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult16|auto_generated|mac_mult1~DATAOUT5\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult16|auto_generated|mac_mult1~DATAOUT6\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult16|auto_generated|mac_mult1~DATAOUT7\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult16|auto_generated|mac_mult1~DATAOUT8\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult16|auto_generated|mac_mult1~DATAOUT9\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult16|auto_generated|mac_mult1~DATAOUT10\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult16|auto_generated|mac_mult1~DATAOUT11\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult16|auto_generated|mac_mult1~DATAOUT12\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult16|auto_generated|mac_mult1~DATAOUT13\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult16|auto_generated|mac_mult1~DATAOUT14\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult16|auto_generated|mac_mult1~DATAOUT15\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult16|auto_generated|mac_mult1~DATAOUT16\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult16|auto_generated|mac_mult1~DATAOUT17\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult16|auto_generated|mac_mult1~DATAOUT18\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult16|auto_generated|mac_mult1~DATAOUT19\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult16|auto_generated|mac_mult1~DATAOUT20\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult16|auto_generated|mac_mult1~DATAOUT21\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult16|auto_generated|mac_mult1~DATAOUT22\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult16|auto_generated|mac_mult1~DATAOUT23\ <= \Mult16|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult15|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[7][0]~105_combout\ & \yi_sync[7][-1]~103_combout\ & \yi_sync[7][-2]~101_combout\ & \yi_sync[7][-3]~99_combout\ & \yi_sync[7][-4]~97_combout\ & \yi_sync[7][-5]~95_combout\ & 
\yi_sync[7][-6]~93_combout\ & \yi_sync[7][-7]~91_combout\ & \yi_sync[7][-8]~89_combout\ & \yi_sync[7][-9]~87_combout\ & \yi_sync[7][-10]~85_combout\ & \yi_sync[7][-11]~83_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult15|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[7][0]~105_combout\ & \yi_sync[7][-1]~103_combout\ & \yi_sync[7][-2]~101_combout\ & \yi_sync[7][-3]~99_combout\ & \yi_sync[7][-4]~97_combout\ & \yi_sync[7][-5]~95_combout\ & 
\yi_sync[7][-6]~93_combout\ & \yi_sync[7][-7]~91_combout\ & \yi_sync[7][-8]~89_combout\ & \yi_sync[7][-9]~87_combout\ & \yi_sync[7][-10]~85_combout\ & \yi_sync[7][-11]~83_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult15|auto_generated|mac_mult1~0\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult15|auto_generated|mac_mult1~1\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult15|auto_generated|mac_mult1~2\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult15|auto_generated|mac_mult1~3\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult15|auto_generated|mac_mult1~4\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult15|auto_generated|mac_mult1~5\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult15|auto_generated|mac_mult1~6\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult15|auto_generated|mac_mult1~7\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult15|auto_generated|mac_mult1~8\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult15|auto_generated|mac_mult1~9\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult15|auto_generated|mac_mult1~10\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult15|auto_generated|mac_mult1~11\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult15|auto_generated|mac_mult1~dataout\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult15|auto_generated|mac_mult1~DATAOUT1\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult15|auto_generated|mac_mult1~DATAOUT2\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult15|auto_generated|mac_mult1~DATAOUT3\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult15|auto_generated|mac_mult1~DATAOUT4\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult15|auto_generated|mac_mult1~DATAOUT5\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult15|auto_generated|mac_mult1~DATAOUT6\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult15|auto_generated|mac_mult1~DATAOUT7\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult15|auto_generated|mac_mult1~DATAOUT8\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult15|auto_generated|mac_mult1~DATAOUT9\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult15|auto_generated|mac_mult1~DATAOUT10\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult15|auto_generated|mac_mult1~DATAOUT11\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult15|auto_generated|mac_mult1~DATAOUT12\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult15|auto_generated|mac_mult1~DATAOUT13\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult15|auto_generated|mac_mult1~DATAOUT14\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult15|auto_generated|mac_mult1~DATAOUT15\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult15|auto_generated|mac_mult1~DATAOUT16\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult15|auto_generated|mac_mult1~DATAOUT17\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult15|auto_generated|mac_mult1~DATAOUT18\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult15|auto_generated|mac_mult1~DATAOUT19\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult15|auto_generated|mac_mult1~DATAOUT20\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult15|auto_generated|mac_mult1~DATAOUT21\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult15|auto_generated|mac_mult1~DATAOUT22\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult15|auto_generated|mac_mult1~DATAOUT23\ <= \Mult15|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult14|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[7][0]~144_combout\ & \yr_sync[7][-1]~142_combout\ & \yr_sync[7][-2]~140_combout\ & \yr_sync[7][-3]~138_combout\ & \yr_sync[7][-4]~136_combout\ & \yr_sync[7][-5]~134_combout\ & 
\yr_sync[7][-6]~132_combout\ & \yr_sync[7][-7]~130_combout\ & \yr_sync[7][-8]~128_combout\ & \yr_sync[7][-9]~126_combout\ & \yr_sync[7][-10]~124_combout\ & \yr_sync[7][-11]~122_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult14|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[7][0]~144_combout\ & \yr_sync[7][-1]~142_combout\ & \yr_sync[7][-2]~140_combout\ & \yr_sync[7][-3]~138_combout\ & \yr_sync[7][-4]~136_combout\ & \yr_sync[7][-5]~134_combout\ & 
\yr_sync[7][-6]~132_combout\ & \yr_sync[7][-7]~130_combout\ & \yr_sync[7][-8]~128_combout\ & \yr_sync[7][-9]~126_combout\ & \yr_sync[7][-10]~124_combout\ & \yr_sync[7][-11]~122_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult14|auto_generated|mac_mult1~0\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult14|auto_generated|mac_mult1~1\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult14|auto_generated|mac_mult1~2\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult14|auto_generated|mac_mult1~3\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult14|auto_generated|mac_mult1~4\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult14|auto_generated|mac_mult1~5\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult14|auto_generated|mac_mult1~6\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult14|auto_generated|mac_mult1~7\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult14|auto_generated|mac_mult1~8\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult14|auto_generated|mac_mult1~9\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult14|auto_generated|mac_mult1~10\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult14|auto_generated|mac_mult1~11\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult14|auto_generated|mac_mult1~dataout\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult14|auto_generated|mac_mult1~DATAOUT1\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult14|auto_generated|mac_mult1~DATAOUT2\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult14|auto_generated|mac_mult1~DATAOUT3\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult14|auto_generated|mac_mult1~DATAOUT4\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult14|auto_generated|mac_mult1~DATAOUT5\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult14|auto_generated|mac_mult1~DATAOUT6\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult14|auto_generated|mac_mult1~DATAOUT7\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult14|auto_generated|mac_mult1~DATAOUT8\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult14|auto_generated|mac_mult1~DATAOUT9\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult14|auto_generated|mac_mult1~DATAOUT10\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult14|auto_generated|mac_mult1~DATAOUT11\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult14|auto_generated|mac_mult1~DATAOUT12\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult14|auto_generated|mac_mult1~DATAOUT13\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult14|auto_generated|mac_mult1~DATAOUT14\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult14|auto_generated|mac_mult1~DATAOUT15\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult14|auto_generated|mac_mult1~DATAOUT16\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult14|auto_generated|mac_mult1~DATAOUT17\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult14|auto_generated|mac_mult1~DATAOUT18\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult14|auto_generated|mac_mult1~DATAOUT19\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult14|auto_generated|mac_mult1~DATAOUT20\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult14|auto_generated|mac_mult1~DATAOUT21\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult14|auto_generated|mac_mult1~DATAOUT22\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult14|auto_generated|mac_mult1~DATAOUT23\ <= \Mult14|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult13|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[6][0]~129_combout\ & \yi_sync[6][-1]~127_combout\ & \yi_sync[6][-2]~125_combout\ & \yi_sync[6][-3]~123_combout\ & \yi_sync[6][-4]~121_combout\ & \yi_sync[6][-5]~119_combout\ & 
\yi_sync[6][-6]~117_combout\ & \yi_sync[6][-7]~115_combout\ & \yi_sync[6][-8]~113_combout\ & \yi_sync[6][-9]~111_combout\ & \yi_sync[6][-10]~109_combout\ & \yi_sync[6][-11]~107_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult13|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[6][0]~129_combout\ & \yi_sync[6][-1]~127_combout\ & \yi_sync[6][-2]~125_combout\ & \yi_sync[6][-3]~123_combout\ & \yi_sync[6][-4]~121_combout\ & \yi_sync[6][-5]~119_combout\ & 
\yi_sync[6][-6]~117_combout\ & \yi_sync[6][-7]~115_combout\ & \yi_sync[6][-8]~113_combout\ & \yi_sync[6][-9]~111_combout\ & \yi_sync[6][-10]~109_combout\ & \yi_sync[6][-11]~107_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult13|auto_generated|mac_mult1~0\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult13|auto_generated|mac_mult1~1\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult13|auto_generated|mac_mult1~2\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult13|auto_generated|mac_mult1~3\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult13|auto_generated|mac_mult1~4\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult13|auto_generated|mac_mult1~5\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult13|auto_generated|mac_mult1~6\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult13|auto_generated|mac_mult1~7\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult13|auto_generated|mac_mult1~8\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult13|auto_generated|mac_mult1~9\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult13|auto_generated|mac_mult1~10\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult13|auto_generated|mac_mult1~11\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult13|auto_generated|mac_mult1~dataout\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult13|auto_generated|mac_mult1~DATAOUT1\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult13|auto_generated|mac_mult1~DATAOUT2\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult13|auto_generated|mac_mult1~DATAOUT3\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult13|auto_generated|mac_mult1~DATAOUT4\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult13|auto_generated|mac_mult1~DATAOUT5\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult13|auto_generated|mac_mult1~DATAOUT6\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult13|auto_generated|mac_mult1~DATAOUT7\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult13|auto_generated|mac_mult1~DATAOUT8\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult13|auto_generated|mac_mult1~DATAOUT9\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult13|auto_generated|mac_mult1~DATAOUT10\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult13|auto_generated|mac_mult1~DATAOUT11\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult13|auto_generated|mac_mult1~DATAOUT12\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult13|auto_generated|mac_mult1~DATAOUT13\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult13|auto_generated|mac_mult1~DATAOUT14\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult13|auto_generated|mac_mult1~DATAOUT15\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult13|auto_generated|mac_mult1~DATAOUT16\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult13|auto_generated|mac_mult1~DATAOUT17\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult13|auto_generated|mac_mult1~DATAOUT18\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult13|auto_generated|mac_mult1~DATAOUT19\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult13|auto_generated|mac_mult1~DATAOUT20\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult13|auto_generated|mac_mult1~DATAOUT21\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult13|auto_generated|mac_mult1~DATAOUT22\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult13|auto_generated|mac_mult1~DATAOUT23\ <= \Mult13|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult12|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[6][0]~168_combout\ & \yr_sync[6][-1]~166_combout\ & \yr_sync[6][-2]~164_combout\ & \yr_sync[6][-3]~162_combout\ & \yr_sync[6][-4]~160_combout\ & \yr_sync[6][-5]~158_combout\ & 
\yr_sync[6][-6]~156_combout\ & \yr_sync[6][-7]~154_combout\ & \yr_sync[6][-8]~152_combout\ & \yr_sync[6][-9]~150_combout\ & \yr_sync[6][-10]~148_combout\ & \yr_sync[6][-11]~146_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult12|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[6][0]~168_combout\ & \yr_sync[6][-1]~166_combout\ & \yr_sync[6][-2]~164_combout\ & \yr_sync[6][-3]~162_combout\ & \yr_sync[6][-4]~160_combout\ & \yr_sync[6][-5]~158_combout\ & 
\yr_sync[6][-6]~156_combout\ & \yr_sync[6][-7]~154_combout\ & \yr_sync[6][-8]~152_combout\ & \yr_sync[6][-9]~150_combout\ & \yr_sync[6][-10]~148_combout\ & \yr_sync[6][-11]~146_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult12|auto_generated|mac_mult1~0\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult12|auto_generated|mac_mult1~1\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult12|auto_generated|mac_mult1~2\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult12|auto_generated|mac_mult1~3\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult12|auto_generated|mac_mult1~4\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult12|auto_generated|mac_mult1~5\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult12|auto_generated|mac_mult1~6\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult12|auto_generated|mac_mult1~7\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult12|auto_generated|mac_mult1~8\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult12|auto_generated|mac_mult1~9\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult12|auto_generated|mac_mult1~10\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult12|auto_generated|mac_mult1~11\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult12|auto_generated|mac_mult1~dataout\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult12|auto_generated|mac_mult1~DATAOUT1\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult12|auto_generated|mac_mult1~DATAOUT2\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult12|auto_generated|mac_mult1~DATAOUT3\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult12|auto_generated|mac_mult1~DATAOUT4\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult12|auto_generated|mac_mult1~DATAOUT5\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult12|auto_generated|mac_mult1~DATAOUT6\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult12|auto_generated|mac_mult1~DATAOUT7\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult12|auto_generated|mac_mult1~DATAOUT8\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult12|auto_generated|mac_mult1~DATAOUT9\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult12|auto_generated|mac_mult1~DATAOUT10\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult12|auto_generated|mac_mult1~DATAOUT11\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult12|auto_generated|mac_mult1~DATAOUT12\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult12|auto_generated|mac_mult1~DATAOUT13\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult12|auto_generated|mac_mult1~DATAOUT14\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult12|auto_generated|mac_mult1~DATAOUT15\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult12|auto_generated|mac_mult1~DATAOUT16\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult12|auto_generated|mac_mult1~DATAOUT17\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult12|auto_generated|mac_mult1~DATAOUT18\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult12|auto_generated|mac_mult1~DATAOUT19\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult12|auto_generated|mac_mult1~DATAOUT20\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult12|auto_generated|mac_mult1~DATAOUT21\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult12|auto_generated|mac_mult1~DATAOUT22\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult12|auto_generated|mac_mult1~DATAOUT23\ <= \Mult12|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[5][0]~153_combout\ & \yi_sync[5][-1]~151_combout\ & \yi_sync[5][-2]~149_combout\ & \yi_sync[5][-3]~147_combout\ & \yi_sync[5][-4]~145_combout\ & \yi_sync[5][-5]~143_combout\ & 
\yi_sync[5][-6]~141_combout\ & \yi_sync[5][-7]~139_combout\ & \yi_sync[5][-8]~137_combout\ & \yi_sync[5][-9]~135_combout\ & \yi_sync[5][-10]~133_combout\ & \yi_sync[5][-11]~131_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[5][0]~153_combout\ & \yi_sync[5][-1]~151_combout\ & \yi_sync[5][-2]~149_combout\ & \yi_sync[5][-3]~147_combout\ & \yi_sync[5][-4]~145_combout\ & \yi_sync[5][-5]~143_combout\ & 
\yi_sync[5][-6]~141_combout\ & \yi_sync[5][-7]~139_combout\ & \yi_sync[5][-8]~137_combout\ & \yi_sync[5][-9]~135_combout\ & \yi_sync[5][-10]~133_combout\ & \yi_sync[5][-11]~131_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult11|auto_generated|mac_mult1~0\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult11|auto_generated|mac_mult1~1\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult11|auto_generated|mac_mult1~2\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult11|auto_generated|mac_mult1~3\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult11|auto_generated|mac_mult1~4\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult11|auto_generated|mac_mult1~5\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult11|auto_generated|mac_mult1~6\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult11|auto_generated|mac_mult1~7\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult11|auto_generated|mac_mult1~8\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult11|auto_generated|mac_mult1~9\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult11|auto_generated|mac_mult1~10\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult11|auto_generated|mac_mult1~11\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult11|auto_generated|mac_mult1~dataout\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult11|auto_generated|mac_mult1~DATAOUT16\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult11|auto_generated|mac_mult1~DATAOUT17\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult11|auto_generated|mac_mult1~DATAOUT18\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult11|auto_generated|mac_mult1~DATAOUT19\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult11|auto_generated|mac_mult1~DATAOUT20\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult11|auto_generated|mac_mult1~DATAOUT21\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult11|auto_generated|mac_mult1~DATAOUT22\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult11|auto_generated|mac_mult1~DATAOUT23\ <= \Mult11|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[5][0]~192_combout\ & \yr_sync[5][-1]~190_combout\ & \yr_sync[5][-2]~188_combout\ & \yr_sync[5][-3]~186_combout\ & \yr_sync[5][-4]~184_combout\ & \yr_sync[5][-5]~182_combout\ & 
\yr_sync[5][-6]~180_combout\ & \yr_sync[5][-7]~178_combout\ & \yr_sync[5][-8]~176_combout\ & \yr_sync[5][-9]~174_combout\ & \yr_sync[5][-10]~172_combout\ & \yr_sync[5][-11]~170_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[5][0]~192_combout\ & \yr_sync[5][-1]~190_combout\ & \yr_sync[5][-2]~188_combout\ & \yr_sync[5][-3]~186_combout\ & \yr_sync[5][-4]~184_combout\ & \yr_sync[5][-5]~182_combout\ & 
\yr_sync[5][-6]~180_combout\ & \yr_sync[5][-7]~178_combout\ & \yr_sync[5][-8]~176_combout\ & \yr_sync[5][-9]~174_combout\ & \yr_sync[5][-10]~172_combout\ & \yr_sync[5][-11]~170_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult10|auto_generated|mac_mult1~0\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult10|auto_generated|mac_mult1~1\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult10|auto_generated|mac_mult1~2\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult10|auto_generated|mac_mult1~3\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult10|auto_generated|mac_mult1~4\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult10|auto_generated|mac_mult1~5\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult10|auto_generated|mac_mult1~6\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult10|auto_generated|mac_mult1~7\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult10|auto_generated|mac_mult1~8\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult10|auto_generated|mac_mult1~9\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult10|auto_generated|mac_mult1~10\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult10|auto_generated|mac_mult1~11\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult10|auto_generated|mac_mult1~dataout\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult10|auto_generated|mac_mult1~DATAOUT16\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult10|auto_generated|mac_mult1~DATAOUT17\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult10|auto_generated|mac_mult1~DATAOUT18\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult10|auto_generated|mac_mult1~DATAOUT19\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult10|auto_generated|mac_mult1~DATAOUT20\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult10|auto_generated|mac_mult1~DATAOUT21\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult10|auto_generated|mac_mult1~DATAOUT22\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult10|auto_generated|mac_mult1~DATAOUT23\ <= \Mult10|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[4][0]~175_combout\ & \yi_sync[4][-1]~173_combout\ & \yi_sync[4][-2]~171_combout\ & \yi_sync[4][-3]~169_combout\ & \yi_sync[4][-4]~167_combout\ & \yi_sync[4][-5]~165_combout\ & 
\yi_sync[4][-6]~163_combout\ & \yi_sync[4][-7]~161_combout\ & \yi_sync[4][-8]~159_combout\ & \yi_sync[4][-9]~157_combout\ & \yi_sync[4][-10]~155_combout\ & \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[4][0]~175_combout\ & \yi_sync[4][-1]~173_combout\ & \yi_sync[4][-2]~171_combout\ & \yi_sync[4][-3]~169_combout\ & \yi_sync[4][-4]~167_combout\ & \yi_sync[4][-5]~165_combout\ & 
\yi_sync[4][-6]~163_combout\ & \yi_sync[4][-7]~161_combout\ & \yi_sync[4][-8]~159_combout\ & \yi_sync[4][-9]~157_combout\ & \yi_sync[4][-10]~155_combout\ & \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult9|auto_generated|mac_mult1~0\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult9|auto_generated|mac_mult1~1\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult9|auto_generated|mac_mult1~2\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult9|auto_generated|mac_mult1~3\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult9|auto_generated|mac_mult1~4\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult9|auto_generated|mac_mult1~5\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult9|auto_generated|mac_mult1~6\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult9|auto_generated|mac_mult1~7\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult9|auto_generated|mac_mult1~8\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult9|auto_generated|mac_mult1~9\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult9|auto_generated|mac_mult1~10\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult9|auto_generated|mac_mult1~11\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult9|auto_generated|mac_mult1~dataout\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult9|auto_generated|mac_mult1~DATAOUT16\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult9|auto_generated|mac_mult1~DATAOUT17\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult9|auto_generated|mac_mult1~DATAOUT18\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult9|auto_generated|mac_mult1~DATAOUT19\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult9|auto_generated|mac_mult1~DATAOUT20\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult9|auto_generated|mac_mult1~DATAOUT21\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult9|auto_generated|mac_mult1~DATAOUT22\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult9|auto_generated|mac_mult1~DATAOUT23\ <= \Mult9|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\g_radix4_2:0:u_radix4_2|b1r_latched\(0) & \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~q\ & 
\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~q\ & 
\g_radix4_2:0:u_radix4_2|b1r_latched[-9]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~q\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\g_radix4_2:0:u_radix4_2|b1r_latched\(0) & \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~q\ & 
\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~q\ & 
\g_radix4_2:0:u_radix4_2|b1r_latched[-9]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~q\ & \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~q\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult8|auto_generated|mac_mult1~0\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult8|auto_generated|mac_mult1~1\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult8|auto_generated|mac_mult1~2\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult8|auto_generated|mac_mult1~3\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult8|auto_generated|mac_mult1~4\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult8|auto_generated|mac_mult1~5\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult8|auto_generated|mac_mult1~6\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult8|auto_generated|mac_mult1~7\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult8|auto_generated|mac_mult1~8\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult8|auto_generated|mac_mult1~9\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult8|auto_generated|mac_mult1~10\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult8|auto_generated|mac_mult1~11\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult8|auto_generated|mac_mult1~dataout\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult8|auto_generated|mac_mult1~DATAOUT16\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult8|auto_generated|mac_mult1~DATAOUT17\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult8|auto_generated|mac_mult1~DATAOUT18\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult8|auto_generated|mac_mult1~DATAOUT19\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult8|auto_generated|mac_mult1~DATAOUT20\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult8|auto_generated|mac_mult1~DATAOUT21\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult8|auto_generated|mac_mult1~DATAOUT22\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult8|auto_generated|mac_mult1~DATAOUT23\ <= \Mult8|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[3][0]~199_combout\ & \yi_sync[3][-1]~197_combout\ & \yi_sync[3][-2]~195_combout\ & \yi_sync[3][-3]~193_combout\ & \yi_sync[3][-4]~191_combout\ & \yi_sync[3][-5]~189_combout\ & 
\yi_sync[3][-6]~187_combout\ & \yi_sync[3][-7]~185_combout\ & \yi_sync[3][-8]~183_combout\ & \yi_sync[3][-9]~181_combout\ & \yi_sync[3][-10]~179_combout\ & \yi_sync[3][-11]~177_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[3][0]~199_combout\ & \yi_sync[3][-1]~197_combout\ & \yi_sync[3][-2]~195_combout\ & \yi_sync[3][-3]~193_combout\ & \yi_sync[3][-4]~191_combout\ & \yi_sync[3][-5]~189_combout\ & 
\yi_sync[3][-6]~187_combout\ & \yi_sync[3][-7]~185_combout\ & \yi_sync[3][-8]~183_combout\ & \yi_sync[3][-9]~181_combout\ & \yi_sync[3][-10]~179_combout\ & \yi_sync[3][-11]~177_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult7|auto_generated|mac_mult1~0\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult7|auto_generated|mac_mult1~1\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult7|auto_generated|mac_mult1~2\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult7|auto_generated|mac_mult1~3\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult7|auto_generated|mac_mult1~4\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult7|auto_generated|mac_mult1~5\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult7|auto_generated|mac_mult1~6\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult7|auto_generated|mac_mult1~7\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult7|auto_generated|mac_mult1~8\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult7|auto_generated|mac_mult1~9\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult7|auto_generated|mac_mult1~10\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult7|auto_generated|mac_mult1~11\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult7|auto_generated|mac_mult1~dataout\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult7|auto_generated|mac_mult1~DATAOUT16\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult7|auto_generated|mac_mult1~DATAOUT17\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult7|auto_generated|mac_mult1~DATAOUT18\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult7|auto_generated|mac_mult1~DATAOUT19\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult7|auto_generated|mac_mult1~DATAOUT20\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult7|auto_generated|mac_mult1~DATAOUT21\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult7|auto_generated|mac_mult1~DATAOUT22\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult7|auto_generated|mac_mult1~DATAOUT23\ <= \Mult7|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[3][0]~216_combout\ & \yr_sync[3][-1]~214_combout\ & \yr_sync[3][-2]~212_combout\ & \yr_sync[3][-3]~210_combout\ & \yr_sync[3][-4]~208_combout\ & \yr_sync[3][-5]~206_combout\ & 
\yr_sync[3][-6]~204_combout\ & \yr_sync[3][-7]~202_combout\ & \yr_sync[3][-8]~200_combout\ & \yr_sync[3][-9]~198_combout\ & \yr_sync[3][-10]~196_combout\ & \yr_sync[3][-11]~194_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[3][0]~216_combout\ & \yr_sync[3][-1]~214_combout\ & \yr_sync[3][-2]~212_combout\ & \yr_sync[3][-3]~210_combout\ & \yr_sync[3][-4]~208_combout\ & \yr_sync[3][-5]~206_combout\ & 
\yr_sync[3][-6]~204_combout\ & \yr_sync[3][-7]~202_combout\ & \yr_sync[3][-8]~200_combout\ & \yr_sync[3][-9]~198_combout\ & \yr_sync[3][-10]~196_combout\ & \yr_sync[3][-11]~194_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult6|auto_generated|mac_mult1~0\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult6|auto_generated|mac_mult1~1\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult6|auto_generated|mac_mult1~2\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult6|auto_generated|mac_mult1~3\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult6|auto_generated|mac_mult1~4\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult6|auto_generated|mac_mult1~5\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult6|auto_generated|mac_mult1~6\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult6|auto_generated|mac_mult1~7\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult6|auto_generated|mac_mult1~8\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult6|auto_generated|mac_mult1~9\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult6|auto_generated|mac_mult1~10\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult6|auto_generated|mac_mult1~11\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult6|auto_generated|mac_mult1~dataout\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult6|auto_generated|mac_mult1~DATAOUT16\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult6|auto_generated|mac_mult1~DATAOUT17\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult6|auto_generated|mac_mult1~DATAOUT18\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult6|auto_generated|mac_mult1~DATAOUT19\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult6|auto_generated|mac_mult1~DATAOUT20\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult6|auto_generated|mac_mult1~DATAOUT21\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult6|auto_generated|mac_mult1~DATAOUT22\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult6|auto_generated|mac_mult1~DATAOUT23\ <= \Mult6|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[2][0]~223_combout\ & \yi_sync[2][-1]~221_combout\ & \yi_sync[2][-2]~219_combout\ & \yi_sync[2][-3]~217_combout\ & \yi_sync[2][-4]~215_combout\ & \yi_sync[2][-5]~213_combout\ & 
\yi_sync[2][-6]~211_combout\ & \yi_sync[2][-7]~209_combout\ & \yi_sync[2][-8]~207_combout\ & \yi_sync[2][-9]~205_combout\ & \yi_sync[2][-10]~203_combout\ & \yi_sync[2][-11]~201_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[2][0]~223_combout\ & \yi_sync[2][-1]~221_combout\ & \yi_sync[2][-2]~219_combout\ & \yi_sync[2][-3]~217_combout\ & \yi_sync[2][-4]~215_combout\ & \yi_sync[2][-5]~213_combout\ & 
\yi_sync[2][-6]~211_combout\ & \yi_sync[2][-7]~209_combout\ & \yi_sync[2][-8]~207_combout\ & \yi_sync[2][-9]~205_combout\ & \yi_sync[2][-10]~203_combout\ & \yi_sync[2][-11]~201_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult5|auto_generated|mac_mult1~0\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult5|auto_generated|mac_mult1~1\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult5|auto_generated|mac_mult1~2\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult5|auto_generated|mac_mult1~3\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult5|auto_generated|mac_mult1~4\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult5|auto_generated|mac_mult1~5\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult5|auto_generated|mac_mult1~6\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult5|auto_generated|mac_mult1~7\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult5|auto_generated|mac_mult1~8\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult5|auto_generated|mac_mult1~9\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult5|auto_generated|mac_mult1~10\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult5|auto_generated|mac_mult1~11\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult5|auto_generated|mac_mult1~dataout\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult5|auto_generated|mac_mult1~DATAOUT16\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult5|auto_generated|mac_mult1~DATAOUT17\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult5|auto_generated|mac_mult1~DATAOUT18\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult5|auto_generated|mac_mult1~DATAOUT19\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult5|auto_generated|mac_mult1~DATAOUT20\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult5|auto_generated|mac_mult1~DATAOUT21\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult5|auto_generated|mac_mult1~DATAOUT22\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult5|auto_generated|mac_mult1~DATAOUT23\ <= \Mult5|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[2][0]~240_combout\ & \yr_sync[2][-1]~238_combout\ & \yr_sync[2][-2]~236_combout\ & \yr_sync[2][-3]~234_combout\ & \yr_sync[2][-4]~232_combout\ & \yr_sync[2][-5]~230_combout\ & 
\yr_sync[2][-6]~228_combout\ & \yr_sync[2][-7]~226_combout\ & \yr_sync[2][-8]~224_combout\ & \yr_sync[2][-9]~222_combout\ & \yr_sync[2][-10]~220_combout\ & \yr_sync[2][-11]~218_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[2][0]~240_combout\ & \yr_sync[2][-1]~238_combout\ & \yr_sync[2][-2]~236_combout\ & \yr_sync[2][-3]~234_combout\ & \yr_sync[2][-4]~232_combout\ & \yr_sync[2][-5]~230_combout\ & 
\yr_sync[2][-6]~228_combout\ & \yr_sync[2][-7]~226_combout\ & \yr_sync[2][-8]~224_combout\ & \yr_sync[2][-9]~222_combout\ & \yr_sync[2][-10]~220_combout\ & \yr_sync[2][-11]~218_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult4|auto_generated|mac_mult1~0\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult4|auto_generated|mac_mult1~1\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult4|auto_generated|mac_mult1~2\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult4|auto_generated|mac_mult1~3\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult4|auto_generated|mac_mult1~4\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult4|auto_generated|mac_mult1~5\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult4|auto_generated|mac_mult1~6\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult4|auto_generated|mac_mult1~7\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult4|auto_generated|mac_mult1~8\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult4|auto_generated|mac_mult1~9\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult4|auto_generated|mac_mult1~10\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult4|auto_generated|mac_mult1~11\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult4|auto_generated|mac_mult1~dataout\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult4|auto_generated|mac_mult1~DATAOUT16\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult4|auto_generated|mac_mult1~DATAOUT17\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult4|auto_generated|mac_mult1~DATAOUT18\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult4|auto_generated|mac_mult1~DATAOUT19\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult4|auto_generated|mac_mult1~DATAOUT20\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult4|auto_generated|mac_mult1~DATAOUT21\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult4|auto_generated|mac_mult1~DATAOUT22\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult4|auto_generated|mac_mult1~DATAOUT23\ <= \Mult4|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\yi_sync[1][0]~247_combout\ & \yi_sync[1][-1]~245_combout\ & \yi_sync[1][-2]~243_combout\ & \yi_sync[1][-3]~241_combout\ & \yi_sync[1][-4]~239_combout\ & \yi_sync[1][-5]~237_combout\ & 
\yi_sync[1][-6]~235_combout\ & \yi_sync[1][-7]~233_combout\ & \yi_sync[1][-8]~231_combout\ & \yi_sync[1][-9]~229_combout\ & \yi_sync[1][-10]~227_combout\ & \yi_sync[1][-11]~225_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\yi_sync[1][0]~247_combout\ & \yi_sync[1][-1]~245_combout\ & \yi_sync[1][-2]~243_combout\ & \yi_sync[1][-3]~241_combout\ & \yi_sync[1][-4]~239_combout\ & \yi_sync[1][-5]~237_combout\ & 
\yi_sync[1][-6]~235_combout\ & \yi_sync[1][-7]~233_combout\ & \yi_sync[1][-8]~231_combout\ & \yi_sync[1][-9]~229_combout\ & \yi_sync[1][-10]~227_combout\ & \yi_sync[1][-11]~225_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult3|auto_generated|mac_mult1~0\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult3|auto_generated|mac_mult1~1\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult3|auto_generated|mac_mult1~2\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult3|auto_generated|mac_mult1~3\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult3|auto_generated|mac_mult1~4\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult3|auto_generated|mac_mult1~5\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult3|auto_generated|mac_mult1~6\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult3|auto_generated|mac_mult1~7\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult3|auto_generated|mac_mult1~8\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult3|auto_generated|mac_mult1~9\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult3|auto_generated|mac_mult1~10\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult3|auto_generated|mac_mult1~11\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult3|auto_generated|mac_mult1~dataout\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult3|auto_generated|mac_mult1~DATAOUT16\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult3|auto_generated|mac_mult1~DATAOUT17\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult3|auto_generated|mac_mult1~DATAOUT18\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult3|auto_generated|mac_mult1~DATAOUT19\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult3|auto_generated|mac_mult1~DATAOUT20\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult3|auto_generated|mac_mult1~DATAOUT21\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult3|auto_generated|mac_mult1~DATAOUT22\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult3|auto_generated|mac_mult1~DATAOUT23\ <= \Mult3|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[1][0]~264_combout\ & \yr_sync[1][-1]~262_combout\ & \yr_sync[1][-2]~260_combout\ & \yr_sync[1][-3]~258_combout\ & \yr_sync[1][-4]~256_combout\ & \yr_sync[1][-5]~254_combout\ & 
\yr_sync[1][-6]~252_combout\ & \yr_sync[1][-7]~250_combout\ & \yr_sync[1][-8]~248_combout\ & \yr_sync[1][-9]~246_combout\ & \yr_sync[1][-10]~244_combout\ & \yr_sync[1][-11]~242_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[1][0]~264_combout\ & \yr_sync[1][-1]~262_combout\ & \yr_sync[1][-2]~260_combout\ & \yr_sync[1][-3]~258_combout\ & \yr_sync[1][-4]~256_combout\ & \yr_sync[1][-5]~254_combout\ & 
\yr_sync[1][-6]~252_combout\ & \yr_sync[1][-7]~250_combout\ & \yr_sync[1][-8]~248_combout\ & \yr_sync[1][-9]~246_combout\ & \yr_sync[1][-10]~244_combout\ & \yr_sync[1][-11]~242_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult2|auto_generated|mac_mult1~0\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult2|auto_generated|mac_mult1~1\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult2|auto_generated|mac_mult1~2\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult2|auto_generated|mac_mult1~3\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult2|auto_generated|mac_mult1~4\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult2|auto_generated|mac_mult1~5\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult2|auto_generated|mac_mult1~6\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult2|auto_generated|mac_mult1~7\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult2|auto_generated|mac_mult1~8\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult2|auto_generated|mac_mult1~9\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult2|auto_generated|mac_mult1~10\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult2|auto_generated|mac_mult1~11\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult2|auto_generated|mac_mult1~dataout\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult2|auto_generated|mac_mult1~DATAOUT16\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult2|auto_generated|mac_mult1~DATAOUT17\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult2|auto_generated|mac_mult1~DATAOUT18\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult2|auto_generated|mac_mult1~DATAOUT19\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult2|auto_generated|mac_mult1~DATAOUT20\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult2|auto_generated|mac_mult1~DATAOUT21\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult2|auto_generated|mac_mult1~DATAOUT22\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult2|auto_generated|mac_mult1~DATAOUT23\ <= \Mult2|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\yr_sync[0][0]~290_combout\ & \yr_sync[0][-1]~288_combout\ & \yr_sync[0][-2]~286_combout\ & \yr_sync[0][-3]~284_combout\ & \yr_sync[0][-4]~282_combout\ & \yr_sync[0][-5]~280_combout\ & 
\yr_sync[0][-6]~278_combout\ & \yr_sync[0][-7]~276_combout\ & \yr_sync[0][-8]~274_combout\ & \yr_sync[0][-9]~272_combout\ & \yr_sync[0][-10]~270_combout\ & \yr_sync[0][-11]~268_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\yr_sync[0][0]~290_combout\ & \yr_sync[0][-1]~288_combout\ & \yr_sync[0][-2]~286_combout\ & \yr_sync[0][-3]~284_combout\ & \yr_sync[0][-4]~282_combout\ & \yr_sync[0][-5]~280_combout\ & 
\yr_sync[0][-6]~278_combout\ & \yr_sync[0][-7]~276_combout\ & \yr_sync[0][-8]~274_combout\ & \yr_sync[0][-9]~272_combout\ & \yr_sync[0][-10]~270_combout\ & \yr_sync[0][-11]~268_combout\ & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult0|auto_generated|mac_mult1~0\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Mult0|auto_generated|mac_mult1~1\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Mult0|auto_generated|mac_mult1~2\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Mult0|auto_generated|mac_mult1~3\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Mult0|auto_generated|mac_mult1~4\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Mult0|auto_generated|mac_mult1~5\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Mult0|auto_generated|mac_mult1~6\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Mult0|auto_generated|mac_mult1~7\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Mult0|auto_generated|mac_mult1~8\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Mult0|auto_generated|mac_mult1~9\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Mult0|auto_generated|mac_mult1~10\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Mult0|auto_generated|mac_mult1~11\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Mult0|auto_generated|mac_mult1~dataout\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~q\ & 
\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~q\ & 
\g_radix4_1:0:u_radix4_1|b1r_latched[-3]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~q\ & \g_radix4_1:0:u_radix4_1|b1r_latched\(0) & \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\ & 
\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\ & 
\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\ & \g_radix4_1:0:u_radix4_1|b3r_latched\(0) & \ar_sync[8][0]~q\ & 
\ar_sync[8][-1]~q\ & \ar_sync[8][-2]~q\ & \ar_sync[8][-3]~q\ & \ar_sync[8][-4]~q\ & \ar_sync[8][-5]~q\ & \ar_sync[8][-6]~q\ & \ar_sync[8][-7]~q\ & \ar_sync[8][-8]~q\ & \ar_sync[8][-9]~q\ & \ar_sync[8][-10]~q\);

\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\ <= (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\ <= (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ & 
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a\(0));

\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(0);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(1);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(2);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(3);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(4);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(5);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(6);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(7);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(8);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(9);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(10);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(11);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(12);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(13);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(14);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(15);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(16);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(17);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(18);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(19);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(20);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a21\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(21);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(22);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(23);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(24);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(25);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(26);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(27);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(28);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(29);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(30);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(31);
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\ <= \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\(32);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y41_N16
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X22_Y0_N2
\z[8][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-11]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\z[8][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-10]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\z[8][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-9]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\z[8][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-8]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\z[8][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-7]~output_o\);

-- Location: IOOBUF_X20_Y0_N30
\z[8][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-6]~output_o\);

-- Location: IOOBUF_X22_Y0_N30
\z[8][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-5]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\z[8][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-4]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\z[8][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-3]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\z[8][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-2]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\z[8][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][-1]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\z[8][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[8][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[8][0]~output_o\);

-- Location: IOOBUF_X78_Y15_N16
\z[7][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-11]~output_o\);

-- Location: IOOBUF_X78_Y17_N2
\z[7][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-10]~output_o\);

-- Location: IOOBUF_X78_Y16_N24
\z[7][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-9]~output_o\);

-- Location: IOOBUF_X78_Y15_N2
\z[7][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-8]~output_o\);

-- Location: IOOBUF_X78_Y18_N23
\z[7][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-7]~output_o\);

-- Location: IOOBUF_X78_Y17_N9
\z[7][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-6]~output_o\);

-- Location: IOOBUF_X78_Y18_N16
\z[7][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-5]~output_o\);

-- Location: IOOBUF_X78_Y15_N23
\z[7][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-4]~output_o\);

-- Location: IOOBUF_X78_Y17_N23
\z[7][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-3]~output_o\);

-- Location: IOOBUF_X78_Y16_N16
\z[7][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-2]~output_o\);

-- Location: IOOBUF_X78_Y16_N2
\z[7][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][-1]~output_o\);

-- Location: IOOBUF_X78_Y16_N9
\z[7][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[7][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[7][0]~output_o\);

-- Location: IOOBUF_X49_Y54_N23
\z[6][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-11]~output_o\);

-- Location: IOOBUF_X24_Y0_N23
\z[6][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-10]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\z[6][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-9]~output_o\);

-- Location: IOOBUF_X46_Y54_N30
\z[6][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-8]~output_o\);

-- Location: IOOBUF_X54_Y54_N30
\z[6][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-7]~output_o\);

-- Location: IOOBUF_X51_Y54_N30
\z[6][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-6]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\z[6][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-5]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\z[6][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-4]~output_o\);

-- Location: IOOBUF_X22_Y39_N23
\z[6][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-3]~output_o\);

-- Location: IOOBUF_X78_Y15_N9
\z[6][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-2]~output_o\);

-- Location: IOOBUF_X78_Y23_N9
\z[6][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][-1]~output_o\);

-- Location: IOOBUF_X49_Y54_N30
\z[6][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[6][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[6][0]~output_o\);

-- Location: IOOBUF_X78_Y42_N16
\z[5][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-11]~output_o\);

-- Location: IOOBUF_X51_Y54_N9
\z[5][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-10]~output_o\);

-- Location: IOOBUF_X78_Y41_N9
\z[5][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-9]~output_o\);

-- Location: IOOBUF_X56_Y54_N16
\z[5][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-8]~output_o\);

-- Location: IOOBUF_X56_Y54_N30
\z[5][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-7]~output_o\);

-- Location: IOOBUF_X78_Y49_N9
\z[5][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-6]~output_o\);

-- Location: IOOBUF_X56_Y54_N23
\z[5][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-5]~output_o\);

-- Location: IOOBUF_X60_Y54_N23
\z[5][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-4]~output_o\);

-- Location: IOOBUF_X56_Y54_N9
\z[5][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-3]~output_o\);

-- Location: IOOBUF_X78_Y45_N2
\z[5][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-2]~output_o\);

-- Location: IOOBUF_X78_Y44_N9
\z[5][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][-1]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\z[5][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[5][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[5][0]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\z[4][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-11]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\z[4][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-10]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\z[4][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-9]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\z[4][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-8]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\z[4][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-7]~output_o\);

-- Location: IOOBUF_X54_Y0_N30
\z[4][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-6]~output_o\);

-- Location: IOOBUF_X46_Y0_N9
\z[4][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-5]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\z[4][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-4]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\z[4][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-3]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\z[4][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-2]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\z[4][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][-1]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\z[4][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[4][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[4][0]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\z[3][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-11]~output_o\);

-- Location: IOOBUF_X60_Y0_N30
\z[3][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-10]~output_o\);

-- Location: IOOBUF_X58_Y0_N16
\z[3][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-9]~output_o\);

-- Location: IOOBUF_X49_Y0_N30
\z[3][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-8]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\z[3][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-7]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\z[3][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-6]~output_o\);

-- Location: IOOBUF_X58_Y0_N2
\z[3][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-5]~output_o\);

-- Location: IOOBUF_X58_Y0_N30
\z[3][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-4]~output_o\);

-- Location: IOOBUF_X56_Y0_N30
\z[3][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-3]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\z[3][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-2]~output_o\);

-- Location: IOOBUF_X58_Y0_N9
\z[3][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][-1]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\z[3][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[3][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[3][0]~output_o\);

-- Location: IOOBUF_X58_Y0_N23
\z[2][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-11]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\z[2][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-10]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\z[2][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-9]~output_o\);

-- Location: IOOBUF_X51_Y0_N2
\z[2][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-8]~output_o\);

-- Location: IOOBUF_X62_Y0_N9
\z[2][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-7]~output_o\);

-- Location: IOOBUF_X51_Y0_N9
\z[2][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-6]~output_o\);

-- Location: IOOBUF_X51_Y0_N16
\z[2][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-5]~output_o\);

-- Location: IOOBUF_X62_Y0_N30
\z[2][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-4]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\z[2][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-3]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\z[2][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-2]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\z[2][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][-1]~output_o\);

-- Location: IOOBUF_X24_Y0_N2
\z[2][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[2][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[2][0]~output_o\);

-- Location: IOOBUF_X78_Y33_N9
\z[1][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-11]~output_o\);

-- Location: IOOBUF_X78_Y23_N16
\z[1][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-10]~output_o\);

-- Location: IOOBUF_X78_Y30_N23
\z[1][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-9]~output_o\);

-- Location: IOOBUF_X78_Y21_N23
\z[1][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-8]~output_o\);

-- Location: IOOBUF_X78_Y23_N23
\z[1][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-7]~output_o\);

-- Location: IOOBUF_X78_Y37_N9
\z[1][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-6]~output_o\);

-- Location: IOOBUF_X78_Y42_N23
\z[1][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-5]~output_o\);

-- Location: IOOBUF_X78_Y41_N2
\z[1][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-4]~output_o\);

-- Location: IOOBUF_X78_Y33_N16
\z[1][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-3]~output_o\);

-- Location: IOOBUF_X78_Y37_N23
\z[1][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-2]~output_o\);

-- Location: IOOBUF_X78_Y30_N2
\z[1][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][-1]~output_o\);

-- Location: IOOBUF_X78_Y36_N2
\z[1][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[1][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[1][0]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\z[0][-11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-11]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-11]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\z[0][-10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-10]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-10]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\z[0][-9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-9]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-9]~output_o\);

-- Location: IOOBUF_X0_Y15_N9
\z[0][-8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-8]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-8]~output_o\);

-- Location: IOOBUF_X24_Y0_N30
\z[0][-7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-7]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-7]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\z[0][-6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-6]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-6]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\z[0][-5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-5]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-5]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\z[0][-4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-4]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-4]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\z[0][-3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-3]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-3]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\z[0][-2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-2]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-2]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\z[0][-1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][-1]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][-1]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\z[0][0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \z[0][0]~reg0_q\,
	devoe => ww_devoe,
	o => \z[0][0]~output_o\);

-- Location: IOIBUF_X0_Y18_N15
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X36_Y39_N22
\x[7][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-7),
	o => \x[7][-7]~input_o\);

-- Location: LCCOMB_X37_Y27_N18
\x_reg[7][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-7]~feeder_combout\ = \x[7][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[7][-7]~input_o\,
	combout => \x_reg[7][-7]~feeder_combout\);

-- Location: IOIBUF_X0_Y18_N22
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G4
\rst~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: IOIBUF_X78_Y36_N23
\load_data~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_load_data,
	o => \load_data~input_o\);

-- Location: FF_X37_Y27_N19
\x_reg[7][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-7]~q\);

-- Location: IOIBUF_X0_Y25_N1
\x[15][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-7),
	o => \x[15][-7]~input_o\);

-- Location: LCCOMB_X37_Y23_N0
\x_reg[15][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-7]~feeder_combout\ = \x[15][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-7]~input_o\,
	combout => \x_reg[15][-7]~feeder_combout\);

-- Location: FF_X37_Y23_N1
\x_reg[15][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-7]~q\);

-- Location: IOIBUF_X26_Y0_N22
\x[7][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-8),
	o => \x[7][-8]~input_o\);

-- Location: FF_X38_Y23_N1
\x_reg[7][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[7][-8]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-8]~q\);

-- Location: IOIBUF_X29_Y0_N15
\x[15][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-8),
	o => \x[15][-8]~input_o\);

-- Location: LCCOMB_X38_Y23_N26
\x_reg[15][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-8]~feeder_combout\ = \x[15][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-8]~input_o\,
	combout => \x_reg[15][-8]~feeder_combout\);

-- Location: FF_X38_Y23_N27
\x_reg[15][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-8]~q\);

-- Location: IOIBUF_X29_Y0_N8
\x[15][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-9),
	o => \x[15][-9]~input_o\);

-- Location: LCCOMB_X37_Y23_N30
\x_reg[15][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-9]~feeder_combout\ = \x[15][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-9]~input_o\,
	combout => \x_reg[15][-9]~feeder_combout\);

-- Location: FF_X37_Y23_N31
\x_reg[15][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-9]~q\);

-- Location: IOIBUF_X36_Y0_N1
\x[7][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-9),
	o => \x[7][-9]~input_o\);

-- Location: LCCOMB_X37_Y23_N2
\x_reg[7][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-9]~feeder_combout\ = \x[7][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[7][-9]~input_o\,
	combout => \x_reg[7][-9]~feeder_combout\);

-- Location: FF_X37_Y23_N3
\x_reg[7][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-9]~q\);

-- Location: IOIBUF_X29_Y0_N29
\x[15][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-10),
	o => \x[15][-10]~input_o\);

-- Location: LCCOMB_X39_Y23_N16
\x_reg[15][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-10]~feeder_combout\ = \x[15][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-10]~input_o\,
	combout => \x_reg[15][-10]~feeder_combout\);

-- Location: FF_X39_Y23_N17
\x_reg[15][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-10]~q\);

-- Location: IOIBUF_X34_Y0_N8
\x[7][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-10),
	o => \x[7][-10]~input_o\);

-- Location: LCCOMB_X38_Y23_N28
\x_reg[7][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-10]~feeder_combout\ = \x[7][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[7][-10]~input_o\,
	combout => \x_reg[7][-10]~feeder_combout\);

-- Location: FF_X38_Y23_N29
\x_reg[7][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-10]~q\);

-- Location: IOIBUF_X0_Y23_N15
\x[15][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-11),
	o => \x[15][-11]~input_o\);

-- Location: LCCOMB_X39_Y23_N6
\x_reg[15][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-11]~feeder_combout\ = \x[15][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[15][-11]~input_o\,
	combout => \x_reg[15][-11]~feeder_combout\);

-- Location: FF_X39_Y23_N7
\x_reg[15][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-11]~q\);

-- Location: IOIBUF_X0_Y23_N1
\x[7][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-11),
	o => \x[7][-11]~input_o\);

-- Location: FF_X37_Y23_N5
\x_reg[7][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[7][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-11]~q\);

-- Location: LCCOMB_X37_Y23_N4
\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\ = CARRY((\x_reg[15][-11]~q\ & \x_reg[7][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-11]~q\,
	datab => \x_reg[7][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X37_Y23_N6
\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~14_combout\ = (\x_reg[15][-10]~q\ & ((\x_reg[7][-10]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[7][-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[15][-10]~q\ & ((\x_reg[7][-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[7][-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\ = CARRY((\x_reg[15][-10]~q\ & (!\x_reg[7][-10]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[15][-10]~q\ & ((!\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\) # 
-- (!\x_reg[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-10]~q\,
	datab => \x_reg[7][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\);

-- Location: LCCOMB_X37_Y23_N8
\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~16_combout\ = ((\x_reg[15][-9]~q\ $ (\x_reg[7][-9]~q\ $ (!\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\ = CARRY((\x_reg[15][-9]~q\ & ((\x_reg[7][-9]~q\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\))) # (!\x_reg[15][-9]~q\ & (\x_reg[7][-9]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-9]~q\,
	datab => \x_reg[7][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~15\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\);

-- Location: LCCOMB_X37_Y23_N10
\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~18_combout\ = (\x_reg[7][-8]~q\ & ((\x_reg[15][-8]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\ & VCC)) # (!\x_reg[15][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\)))) # (!\x_reg[7][-8]~q\ & 
-- ((\x_reg[15][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[15][-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\ = CARRY((\x_reg[7][-8]~q\ & (!\x_reg[15][-8]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[7][-8]~q\ & ((!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\) # (!\x_reg[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-8]~q\,
	datab => \x_reg[15][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~17\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\);

-- Location: LCCOMB_X37_Y23_N12
\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~20_combout\ = ((\x_reg[7][-7]~q\ $ (\x_reg[15][-7]~q\ $ (!\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\ = CARRY((\x_reg[7][-7]~q\ & ((\x_reg[15][-7]~q\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\))) # (!\x_reg[7][-7]~q\ & (\x_reg[15][-7]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-7]~q\,
	datab => \x_reg[15][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~19\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\);

-- Location: FF_X37_Y23_N13
\g_radix4_1:3:u_radix4_1|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\);

-- Location: IOIBUF_X0_Y18_N1
\x[3][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-7),
	o => \x[3][-7]~input_o\);

-- Location: LCCOMB_X43_Y24_N28
\x_reg[3][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-7]~feeder_combout\ = \x[3][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-7]~input_o\,
	combout => \x_reg[3][-7]~feeder_combout\);

-- Location: FF_X43_Y24_N29
\x_reg[3][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-7]~q\);

-- Location: IOIBUF_X34_Y0_N15
\x[11][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-7),
	o => \x[11][-7]~input_o\);

-- Location: LCCOMB_X41_Y24_N28
\x_reg[11][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-7]~feeder_combout\ = \x[11][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[11][-7]~input_o\,
	combout => \x_reg[11][-7]~feeder_combout\);

-- Location: FF_X41_Y24_N29
\x_reg[11][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-7]~q\);

-- Location: IOIBUF_X26_Y39_N1
\x[3][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-8),
	o => \x[3][-8]~input_o\);

-- Location: LCCOMB_X38_Y27_N12
\x_reg[3][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-8]~feeder_combout\ = \x[3][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-8]~input_o\,
	combout => \x_reg[3][-8]~feeder_combout\);

-- Location: FF_X38_Y27_N13
\x_reg[3][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-8]~q\);

-- Location: IOIBUF_X38_Y0_N22
\x[11][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-8),
	o => \x[11][-8]~input_o\);

-- Location: LCCOMB_X42_Y24_N28
\x_reg[11][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-8]~feeder_combout\ = \x[11][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[11][-8]~input_o\,
	combout => \x_reg[11][-8]~feeder_combout\);

-- Location: FF_X42_Y24_N29
\x_reg[11][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-8]~q\);

-- Location: IOIBUF_X0_Y27_N8
\x[3][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-9),
	o => \x[3][-9]~input_o\);

-- Location: LCCOMB_X38_Y27_N6
\x_reg[3][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-9]~feeder_combout\ = \x[3][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-9]~input_o\,
	combout => \x_reg[3][-9]~feeder_combout\);

-- Location: FF_X38_Y27_N7
\x_reg[3][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-9]~q\);

-- Location: IOIBUF_X40_Y0_N15
\x[11][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-9),
	o => \x[11][-9]~input_o\);

-- Location: LCCOMB_X41_Y24_N0
\x_reg[11][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-9]~feeder_combout\ = \x[11][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[11][-9]~input_o\,
	combout => \x_reg[11][-9]~feeder_combout\);

-- Location: FF_X41_Y24_N1
\x_reg[11][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-9]~q\);

-- Location: IOIBUF_X0_Y13_N1
\x[11][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-10),
	o => \x[11][-10]~input_o\);

-- Location: LCCOMB_X41_Y24_N30
\x_reg[11][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-10]~feeder_combout\ = \x[11][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[11][-10]~input_o\,
	combout => \x_reg[11][-10]~feeder_combout\);

-- Location: FF_X41_Y24_N31
\x_reg[11][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-10]~q\);

-- Location: IOIBUF_X20_Y39_N8
\x[3][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-10),
	o => \x[3][-10]~input_o\);

-- Location: LCCOMB_X43_Y24_N22
\x_reg[3][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-10]~feeder_combout\ = \x[3][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-10]~input_o\,
	combout => \x_reg[3][-10]~feeder_combout\);

-- Location: FF_X43_Y24_N23
\x_reg[3][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-10]~q\);

-- Location: IOIBUF_X78_Y24_N8
\x[11][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-11),
	o => \x[11][-11]~input_o\);

-- Location: LCCOMB_X43_Y24_N8
\x_reg[11][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-11]~feeder_combout\ = \x[11][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[11][-11]~input_o\,
	combout => \x_reg[11][-11]~feeder_combout\);

-- Location: FF_X43_Y24_N9
\x_reg[11][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-11]~q\);

-- Location: IOIBUF_X0_Y25_N22
\x[3][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-11),
	o => \x[3][-11]~input_o\);

-- Location: FF_X41_Y24_N3
\x_reg[3][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[3][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-11]~q\);

-- Location: LCCOMB_X41_Y24_N2
\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\ = CARRY((\x_reg[11][-11]~q\ & \x_reg[3][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-11]~q\,
	datab => \x_reg[3][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X41_Y24_N4
\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~14_combout\ = (\x_reg[11][-10]~q\ & ((\x_reg[3][-10]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[3][-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[11][-10]~q\ & ((\x_reg[3][-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[3][-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\ = CARRY((\x_reg[11][-10]~q\ & (!\x_reg[3][-10]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[11][-10]~q\ & ((!\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\) # 
-- (!\x_reg[3][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-10]~q\,
	datab => \x_reg[3][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\);

-- Location: LCCOMB_X41_Y24_N6
\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~16_combout\ = ((\x_reg[3][-9]~q\ $ (\x_reg[11][-9]~q\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\ = CARRY((\x_reg[3][-9]~q\ & ((\x_reg[11][-9]~q\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\))) # (!\x_reg[3][-9]~q\ & (\x_reg[11][-9]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-9]~q\,
	datab => \x_reg[11][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~15\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\);

-- Location: LCCOMB_X41_Y24_N8
\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~18_combout\ = (\x_reg[3][-8]~q\ & ((\x_reg[11][-8]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\ & VCC)) # (!\x_reg[11][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\)))) # (!\x_reg[3][-8]~q\ & 
-- ((\x_reg[11][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[11][-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\ = CARRY((\x_reg[3][-8]~q\ & (!\x_reg[11][-8]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[3][-8]~q\ & ((!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\) # (!\x_reg[11][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-8]~q\,
	datab => \x_reg[11][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~17\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\);

-- Location: LCCOMB_X41_Y24_N10
\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~20_combout\ = ((\x_reg[3][-7]~q\ $ (\x_reg[11][-7]~q\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\ = CARRY((\x_reg[3][-7]~q\ & ((\x_reg[11][-7]~q\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\))) # (!\x_reg[3][-7]~q\ & (\x_reg[11][-7]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-7]~q\,
	datab => \x_reg[11][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~19\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\);

-- Location: FF_X41_Y24_N11
\g_radix4_1:3:u_radix4_1|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\);

-- Location: FF_X37_Y23_N11
\g_radix4_1:3:u_radix4_1|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\);

-- Location: FF_X41_Y24_N9
\g_radix4_1:3:u_radix4_1|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\);

-- Location: FF_X41_Y24_N7
\g_radix4_1:3:u_radix4_1|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\);

-- Location: FF_X37_Y23_N9
\g_radix4_1:3:u_radix4_1|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\);

-- Location: FF_X41_Y24_N5
\g_radix4_1:3:u_radix4_1|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~q\);

-- Location: FF_X37_Y23_N7
\g_radix4_1:3:u_radix4_1|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~q\);

-- Location: LCCOMB_X38_Y21_N0
\ar_sync[3][-11]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-11]~146_cout\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~q\ & \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[3][-11]~146_cout\);

-- Location: LCCOMB_X38_Y21_N2
\ar_sync[3][-11]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-11]~147_combout\ = (\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & (\ar_sync[3][-11]~146_cout\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & (!\ar_sync[3][-11]~146_cout\)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & (!\ar_sync[3][-11]~146_cout\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & ((\ar_sync[3][-11]~146_cout\) # (GND)))))
-- \ar_sync[3][-11]~148\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & !\ar_sync[3][-11]~146_cout\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & ((!\ar_sync[3][-11]~146_cout\) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[3][-11]~146_cout\,
	combout => \ar_sync[3][-11]~147_combout\,
	cout => \ar_sync[3][-11]~148\);

-- Location: LCCOMB_X38_Y21_N4
\ar_sync[3][-10]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-10]~149_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\ $ (!\ar_sync[3][-11]~148\)))) # (GND)
-- \ar_sync[3][-10]~150\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\) # (!\ar_sync[3][-11]~148\))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\ & 
-- !\ar_sync[3][-11]~148\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[3][-11]~148\,
	combout => \ar_sync[3][-10]~149_combout\,
	cout => \ar_sync[3][-10]~150\);

-- Location: LCCOMB_X38_Y21_N6
\ar_sync[3][-9]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-9]~151_combout\ = (\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & (\ar_sync[3][-10]~150\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & (!\ar_sync[3][-10]~150\)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & (!\ar_sync[3][-10]~150\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & ((\ar_sync[3][-10]~150\) # (GND)))))
-- \ar_sync[3][-9]~152\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & !\ar_sync[3][-10]~150\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & ((!\ar_sync[3][-10]~150\) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[3][-10]~150\,
	combout => \ar_sync[3][-9]~151_combout\,
	cout => \ar_sync[3][-9]~152\);

-- Location: FF_X38_Y21_N7
\ar_sync[3][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-9]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-9]~q\);

-- Location: LCCOMB_X37_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ = \ar_sync[3][-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\);

-- Location: FF_X37_Y21_N27
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X37_Y21_N18
\br_latched[3][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-9]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\,
	combout => \br_latched[3][-9]~feeder_combout\);

-- Location: FF_X37_Y21_N19
\br_latched[3][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-9]~q\);

-- Location: IOIBUF_X0_Y30_N1
\x[13][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-7),
	o => \x[13][-7]~input_o\);

-- Location: LCCOMB_X37_Y27_N28
\x_reg[13][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-7]~feeder_combout\ = \x[13][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-7]~input_o\,
	combout => \x_reg[13][-7]~feeder_combout\);

-- Location: FF_X37_Y27_N29
\x_reg[13][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-7]~q\);

-- Location: IOIBUF_X0_Y34_N1
\x[5][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-7),
	o => \x[5][-7]~input_o\);

-- Location: LCCOMB_X42_Y29_N6
\x_reg[5][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-7]~feeder_combout\ = \x[5][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[5][-7]~input_o\,
	combout => \x_reg[5][-7]~feeder_combout\);

-- Location: FF_X42_Y29_N7
\x_reg[5][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-7]~q\);

-- Location: IOIBUF_X66_Y54_N15
\x[5][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-8),
	o => \x[5][-8]~input_o\);

-- Location: LCCOMB_X43_Y31_N28
\x_reg[5][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-8]~feeder_combout\ = \x[5][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[5][-8]~input_o\,
	combout => \x_reg[5][-8]~feeder_combout\);

-- Location: FF_X43_Y31_N29
\x_reg[5][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-8]~q\);

-- Location: IOIBUF_X36_Y39_N29
\x[13][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-8),
	o => \x[13][-8]~input_o\);

-- Location: LCCOMB_X43_Y31_N0
\x_reg[13][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-8]~feeder_combout\ = \x[13][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-8]~input_o\,
	combout => \x_reg[13][-8]~feeder_combout\);

-- Location: FF_X43_Y31_N1
\x_reg[13][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-8]~q\);

-- Location: IOIBUF_X46_Y54_N1
\x[5][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-9),
	o => \x[5][-9]~input_o\);

-- Location: LCCOMB_X42_Y31_N4
\x_reg[5][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-9]~feeder_combout\ = \x[5][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[5][-9]~input_o\,
	combout => \x_reg[5][-9]~feeder_combout\);

-- Location: FF_X42_Y31_N5
\x_reg[5][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-9]~q\);

-- Location: IOIBUF_X51_Y54_N1
\x[13][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-9),
	o => \x[13][-9]~input_o\);

-- Location: LCCOMB_X43_Y29_N0
\x_reg[13][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-9]~feeder_combout\ = \x[13][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-9]~input_o\,
	combout => \x_reg[13][-9]~feeder_combout\);

-- Location: FF_X43_Y29_N1
\x_reg[13][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-9]~q\);

-- Location: IOIBUF_X0_Y36_N22
\x[13][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-10),
	o => \x[13][-10]~input_o\);

-- Location: LCCOMB_X43_Y29_N30
\x_reg[13][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-10]~feeder_combout\ = \x[13][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[13][-10]~input_o\,
	combout => \x_reg[13][-10]~feeder_combout\);

-- Location: FF_X43_Y29_N31
\x_reg[13][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-10]~q\);

-- Location: IOIBUF_X16_Y0_N22
\x[5][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-10),
	o => \x[5][-10]~input_o\);

-- Location: LCCOMB_X43_Y29_N28
\x_reg[5][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-10]~feeder_combout\ = \x[5][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[5][-10]~input_o\,
	combout => \x_reg[5][-10]~feeder_combout\);

-- Location: FF_X43_Y29_N29
\x_reg[5][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-10]~q\);

-- Location: IOIBUF_X49_Y54_N8
\x[13][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-11),
	o => \x[13][-11]~input_o\);

-- Location: LCCOMB_X42_Y29_N12
\x_reg[13][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-11]~feeder_combout\ = \x[13][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[13][-11]~input_o\,
	combout => \x_reg[13][-11]~feeder_combout\);

-- Location: FF_X42_Y29_N13
\x_reg[13][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-11]~q\);

-- Location: IOIBUF_X78_Y44_N15
\x[5][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-11),
	o => \x[5][-11]~input_o\);

-- Location: FF_X43_Y29_N3
\x_reg[5][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[5][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-11]~q\);

-- Location: LCCOMB_X43_Y29_N2
\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\ = CARRY((\x_reg[13][-11]~q\ & \x_reg[5][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-11]~q\,
	datab => \x_reg[5][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X43_Y29_N4
\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~14_combout\ = (\x_reg[13][-10]~q\ & ((\x_reg[5][-10]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[5][-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[13][-10]~q\ & ((\x_reg[5][-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[5][-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\ = CARRY((\x_reg[13][-10]~q\ & (!\x_reg[5][-10]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[13][-10]~q\ & ((!\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\) # 
-- (!\x_reg[5][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-10]~q\,
	datab => \x_reg[5][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\);

-- Location: LCCOMB_X43_Y29_N6
\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~16_combout\ = ((\x_reg[5][-9]~q\ $ (\x_reg[13][-9]~q\ $ (!\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\ = CARRY((\x_reg[5][-9]~q\ & ((\x_reg[13][-9]~q\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\))) # (!\x_reg[5][-9]~q\ & (\x_reg[13][-9]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-9]~q\,
	datab => \x_reg[13][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~15\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\);

-- Location: LCCOMB_X43_Y29_N8
\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~18_combout\ = (\x_reg[5][-8]~q\ & ((\x_reg[13][-8]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\ & VCC)) # (!\x_reg[13][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\)))) # (!\x_reg[5][-8]~q\ & 
-- ((\x_reg[13][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[13][-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\ = CARRY((\x_reg[5][-8]~q\ & (!\x_reg[13][-8]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[5][-8]~q\ & ((!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\) # (!\x_reg[13][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-8]~q\,
	datab => \x_reg[13][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~17\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\);

-- Location: LCCOMB_X43_Y29_N10
\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~20_combout\ = ((\x_reg[13][-7]~q\ $ (\x_reg[5][-7]~q\ $ (!\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\ = CARRY((\x_reg[13][-7]~q\ & ((\x_reg[5][-7]~q\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\))) # (!\x_reg[13][-7]~q\ & (\x_reg[5][-7]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-7]~q\,
	datab => \x_reg[5][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~19\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\);

-- Location: FF_X43_Y29_N11
\g_radix4_1:1:u_radix4_1|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\);

-- Location: IOIBUF_X0_Y27_N22
\x[1][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-7),
	o => \x[1][-7]~input_o\);

-- Location: LCCOMB_X38_Y27_N26
\x_reg[1][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-7]~feeder_combout\ = \x[1][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[1][-7]~input_o\,
	combout => \x_reg[1][-7]~feeder_combout\);

-- Location: FF_X38_Y27_N27
\x_reg[1][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-7]~q\);

-- Location: IOIBUF_X78_Y40_N22
\x[9][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-7),
	o => \x[9][-7]~input_o\);

-- Location: LCCOMB_X47_Y29_N16
\x_reg[9][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-7]~feeder_combout\ = \x[9][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[9][-7]~input_o\,
	combout => \x_reg[9][-7]~feeder_combout\);

-- Location: FF_X47_Y29_N17
\x_reg[9][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-7]~q\);

-- Location: IOIBUF_X0_Y35_N15
\x[1][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-8),
	o => \x[1][-8]~input_o\);

-- Location: LCCOMB_X40_Y29_N4
\x_reg[1][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-8]~feeder_combout\ = \x[1][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[1][-8]~input_o\,
	combout => \x_reg[1][-8]~feeder_combout\);

-- Location: FF_X40_Y29_N5
\x_reg[1][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-8]~q\);

-- Location: IOIBUF_X31_Y39_N22
\x[9][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-8),
	o => \x[9][-8]~input_o\);

-- Location: LCCOMB_X39_Y29_N30
\x_reg[9][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-8]~feeder_combout\ = \x[9][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[9][-8]~input_o\,
	combout => \x_reg[9][-8]~feeder_combout\);

-- Location: FF_X39_Y29_N31
\x_reg[9][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-8]~q\);

-- Location: IOIBUF_X0_Y36_N8
\x[9][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-9),
	o => \x[9][-9]~input_o\);

-- Location: LCCOMB_X40_Y29_N22
\x_reg[9][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-9]~feeder_combout\ = \x[9][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[9][-9]~input_o\,
	combout => \x_reg[9][-9]~feeder_combout\);

-- Location: FF_X40_Y29_N23
\x_reg[9][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-9]~q\);

-- Location: IOIBUF_X34_Y39_N8
\x[1][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-9),
	o => \x[1][-9]~input_o\);

-- Location: LCCOMB_X42_Y29_N24
\x_reg[1][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-9]~feeder_combout\ = \x[1][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[1][-9]~input_o\,
	combout => \x_reg[1][-9]~feeder_combout\);

-- Location: FF_X42_Y29_N25
\x_reg[1][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-9]~q\);

-- Location: IOIBUF_X31_Y39_N15
\x[1][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-10),
	o => \x[1][-10]~input_o\);

-- Location: FF_X39_Y29_N3
\x_reg[1][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[1][-10]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-10]~q\);

-- Location: IOIBUF_X31_Y39_N1
\x[9][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-10),
	o => \x[9][-10]~input_o\);

-- Location: LCCOMB_X38_Y29_N0
\x_reg[9][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-10]~feeder_combout\ = \x[9][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[9][-10]~input_o\,
	combout => \x_reg[9][-10]~feeder_combout\);

-- Location: FF_X38_Y29_N1
\x_reg[9][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-10]~q\);

-- Location: IOIBUF_X31_Y39_N8
\x[9][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-11),
	o => \x[9][-11]~input_o\);

-- Location: FF_X39_Y29_N1
\x_reg[9][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[9][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-11]~q\);

-- Location: IOIBUF_X24_Y39_N15
\x[1][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-11),
	o => \x[1][-11]~input_o\);

-- Location: FF_X38_Y29_N5
\x_reg[1][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[1][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-11]~q\);

-- Location: LCCOMB_X38_Y29_N4
\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\ = CARRY((\x_reg[9][-11]~q\ & \x_reg[1][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-11]~q\,
	datab => \x_reg[1][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X38_Y29_N6
\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~14_combout\ = (\x_reg[1][-10]~q\ & ((\x_reg[9][-10]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[9][-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[1][-10]~q\ & ((\x_reg[9][-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[9][-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\ = CARRY((\x_reg[1][-10]~q\ & (!\x_reg[9][-10]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[1][-10]~q\ & ((!\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\) # (!\x_reg[9][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-10]~q\,
	datab => \x_reg[9][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\);

-- Location: LCCOMB_X38_Y29_N8
\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~16_combout\ = ((\x_reg[9][-9]~q\ $ (\x_reg[1][-9]~q\ $ (!\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\ = CARRY((\x_reg[9][-9]~q\ & ((\x_reg[1][-9]~q\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\))) # (!\x_reg[9][-9]~q\ & (\x_reg[1][-9]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-9]~q\,
	datab => \x_reg[1][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~15\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\);

-- Location: LCCOMB_X38_Y29_N10
\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~18_combout\ = (\x_reg[1][-8]~q\ & ((\x_reg[9][-8]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\ & VCC)) # (!\x_reg[9][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\)))) # (!\x_reg[1][-8]~q\ & 
-- ((\x_reg[9][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[9][-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\ = CARRY((\x_reg[1][-8]~q\ & (!\x_reg[9][-8]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[1][-8]~q\ & ((!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\) # (!\x_reg[9][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-8]~q\,
	datab => \x_reg[9][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~17\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\);

-- Location: LCCOMB_X38_Y29_N12
\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~20_combout\ = ((\x_reg[1][-7]~q\ $ (\x_reg[9][-7]~q\ $ (!\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\ = CARRY((\x_reg[1][-7]~q\ & ((\x_reg[9][-7]~q\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\))) # (!\x_reg[1][-7]~q\ & (\x_reg[9][-7]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-7]~q\,
	datab => \x_reg[9][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~19\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\);

-- Location: FF_X38_Y29_N13
\g_radix4_1:1:u_radix4_1|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\);

-- Location: FF_X43_Y29_N9
\g_radix4_1:1:u_radix4_1|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\);

-- Location: FF_X38_Y29_N11
\g_radix4_1:1:u_radix4_1|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\);

-- Location: FF_X43_Y29_N7
\g_radix4_1:1:u_radix4_1|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\);

-- Location: FF_X38_Y29_N9
\g_radix4_1:1:u_radix4_1|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\);

-- Location: FF_X38_Y29_N7
\g_radix4_1:1:u_radix4_1|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~q\);

-- Location: FF_X43_Y29_N5
\g_radix4_1:1:u_radix4_1|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~q\);

-- Location: LCCOMB_X37_Y25_N4
\ar_sync[1][-11]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-11]~138_cout\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~q\ & \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[1][-11]~138_cout\);

-- Location: LCCOMB_X37_Y25_N6
\ar_sync[1][-11]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-11]~139_combout\ = (\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & (\ar_sync[1][-11]~138_cout\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[1][-11]~138_cout\)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[1][-11]~138_cout\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & ((\ar_sync[1][-11]~138_cout\) # (GND)))))
-- \ar_sync[1][-11]~140\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & !\ar_sync[1][-11]~138_cout\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & ((!\ar_sync[1][-11]~138_cout\) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[1][-11]~138_cout\,
	combout => \ar_sync[1][-11]~139_combout\,
	cout => \ar_sync[1][-11]~140\);

-- Location: LCCOMB_X37_Y25_N8
\ar_sync[1][-10]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-10]~141_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\ $ (!\ar_sync[1][-11]~140\)))) # (GND)
-- \ar_sync[1][-10]~142\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\) # (!\ar_sync[1][-11]~140\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\ & 
-- !\ar_sync[1][-11]~140\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[1][-11]~140\,
	combout => \ar_sync[1][-10]~141_combout\,
	cout => \ar_sync[1][-10]~142\);

-- Location: LCCOMB_X37_Y25_N10
\ar_sync[1][-9]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-9]~143_combout\ = (\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & (\ar_sync[1][-10]~142\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & (!\ar_sync[1][-10]~142\)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & (!\ar_sync[1][-10]~142\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & ((\ar_sync[1][-10]~142\) # (GND)))))
-- \ar_sync[1][-9]~144\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & !\ar_sync[1][-10]~142\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & ((!\ar_sync[1][-10]~142\) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[1][-10]~142\,
	combout => \ar_sync[1][-9]~143_combout\,
	cout => \ar_sync[1][-9]~144\);

-- Location: FF_X37_Y25_N11
\ar_sync[1][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-9]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-9]~q\);

-- Location: LCCOMB_X37_Y21_N28
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ = \ar_sync[1][-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\);

-- Location: FF_X37_Y21_N29
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X37_Y21_N16
\br_latched[1][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-9]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\,
	combout => \br_latched[1][-9]~feeder_combout\);

-- Location: FF_X37_Y21_N17
\br_latched[1][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-9]~q\);

-- Location: FF_X38_Y21_N5
\ar_sync[3][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-10]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-10]~q\);

-- Location: FF_X37_Y17_N7
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[3][-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X37_Y17_N4
\br_latched[3][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-10]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\,
	combout => \br_latched[3][-10]~feeder_combout\);

-- Location: FF_X37_Y17_N5
\br_latched[3][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-10]~q\);

-- Location: FF_X37_Y25_N9
\ar_sync[1][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-10]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-10]~q\);

-- Location: LCCOMB_X37_Y21_N20
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\ = \ar_sync[1][-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\);

-- Location: FF_X37_Y21_N21
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X37_Y21_N8
\br_latched[1][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-10]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\,
	combout => \br_latched[1][-10]~feeder_combout\);

-- Location: FF_X37_Y21_N9
\br_latched[1][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-10]~q\);

-- Location: FF_X37_Y25_N7
\ar_sync[1][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-11]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-11]~q\);

-- Location: LCCOMB_X37_Y19_N22
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\ = \ar_sync[1][-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\);

-- Location: FF_X37_Y19_N23
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X30_Y19_N0
\br_latched[1][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-11]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\,
	combout => \br_latched[1][-11]~feeder_combout\);

-- Location: FF_X30_Y19_N1
\br_latched[1][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-11]~q\);

-- Location: FF_X38_Y21_N3
\ar_sync[3][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-11]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-11]~q\);

-- Location: FF_X38_Y21_N1
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[3][-11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X37_Y17_N2
\br_latched[3][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-11]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\,
	combout => \br_latched[3][-11]~feeder_combout\);

-- Location: FF_X37_Y17_N3
\br_latched[3][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-11]~q\);

-- Location: LCCOMB_X30_Y19_N4
\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\ = CARRY((\br_latched[1][-11]~q\ & \br_latched[3][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-11]~q\,
	datab => \br_latched[3][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X30_Y19_N6
\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~14_combout\ = (\br_latched[3][-10]~q\ & ((\br_latched[1][-10]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[1][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\)))) 
-- # (!\br_latched[3][-10]~q\ & ((\br_latched[1][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[1][-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\ = CARRY((\br_latched[3][-10]~q\ & (!\br_latched[1][-10]~q\ & !\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[3][-10]~q\ & ((!\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\) # 
-- (!\br_latched[1][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-10]~q\,
	datab => \br_latched[1][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\);

-- Location: LCCOMB_X30_Y19_N8
\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~16_combout\ = ((\br_latched[3][-9]~q\ $ (\br_latched[1][-9]~q\ $ (!\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\ = CARRY((\br_latched[3][-9]~q\ & ((\br_latched[1][-9]~q\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\))) # (!\br_latched[3][-9]~q\ & (\br_latched[1][-9]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-9]~q\,
	datab => \br_latched[1][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~15\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\);

-- Location: FF_X30_Y19_N9
\g_radix4_2:0:u_radix4_2|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\);

-- Location: IOIBUF_X46_Y54_N22
\x[2][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-7),
	o => \x[2][-7]~input_o\);

-- Location: FF_X43_Y26_N7
\x_reg[2][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[2][-7]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-7]~q\);

-- Location: IOIBUF_X0_Y26_N1
\x[10][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-7),
	o => \x[10][-7]~input_o\);

-- Location: LCCOMB_X36_Y26_N4
\x_reg[10][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-7]~feeder_combout\ = \x[10][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-7]~input_o\,
	combout => \x_reg[10][-7]~feeder_combout\);

-- Location: FF_X36_Y26_N5
\x_reg[10][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-7]~q\);

-- Location: IOIBUF_X0_Y26_N22
\x[2][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-8),
	o => \x[2][-8]~input_o\);

-- Location: LCCOMB_X42_Y26_N0
\x_reg[2][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-8]~feeder_combout\ = \x[2][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-8]~input_o\,
	combout => \x_reg[2][-8]~feeder_combout\);

-- Location: FF_X42_Y26_N1
\x_reg[2][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-8]~q\);

-- Location: IOIBUF_X22_Y0_N15
\x[10][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-8),
	o => \x[10][-8]~input_o\);

-- Location: LCCOMB_X43_Y23_N4
\x_reg[10][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-8]~feeder_combout\ = \x[10][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[10][-8]~input_o\,
	combout => \x_reg[10][-8]~feeder_combout\);

-- Location: FF_X43_Y23_N5
\x_reg[10][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-8]~q\);

-- Location: IOIBUF_X34_Y0_N22
\x[2][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-9),
	o => \x[2][-9]~input_o\);

-- Location: LCCOMB_X42_Y26_N30
\x_reg[2][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-9]~feeder_combout\ = \x[2][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-9]~input_o\,
	combout => \x_reg[2][-9]~feeder_combout\);

-- Location: FF_X42_Y26_N31
\x_reg[2][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-9]~q\);

-- Location: IOIBUF_X40_Y0_N1
\x[10][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-9),
	o => \x[10][-9]~input_o\);

-- Location: LCCOMB_X43_Y26_N2
\x_reg[10][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-9]~feeder_combout\ = \x[10][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-9]~input_o\,
	combout => \x_reg[10][-9]~feeder_combout\);

-- Location: FF_X43_Y26_N3
\x_reg[10][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-9]~q\);

-- Location: IOIBUF_X0_Y26_N8
\x[10][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-10),
	o => \x[10][-10]~input_o\);

-- Location: LCCOMB_X41_Y26_N2
\x_reg[10][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-10]~feeder_combout\ = \x[10][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-10]~input_o\,
	combout => \x_reg[10][-10]~feeder_combout\);

-- Location: FF_X41_Y26_N3
\x_reg[10][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-10]~q\);

-- Location: IOIBUF_X18_Y0_N22
\x[2][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-10),
	o => \x[2][-10]~input_o\);

-- Location: FF_X42_Y26_N7
\x_reg[2][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[2][-10]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-10]~q\);

-- Location: IOIBUF_X0_Y30_N8
\x[2][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-11),
	o => \x[2][-11]~input_o\);

-- Location: LCCOMB_X41_Y26_N0
\x_reg[2][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-11]~feeder_combout\ = \x[2][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-11]~input_o\,
	combout => \x_reg[2][-11]~feeder_combout\);

-- Location: FF_X41_Y26_N1
\x_reg[2][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-11]~q\);

-- Location: IOIBUF_X0_Y26_N15
\x[10][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-11),
	o => \x[10][-11]~input_o\);

-- Location: LCCOMB_X41_Y26_N10
\x_reg[10][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-11]~feeder_combout\ = \x[10][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-11]~input_o\,
	combout => \x_reg[10][-11]~feeder_combout\);

-- Location: FF_X41_Y26_N11
\x_reg[10][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-11]~q\);

-- Location: LCCOMB_X43_Y26_N6
\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\ = CARRY((\x_reg[2][-11]~q\ & \x_reg[10][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-11]~q\,
	datab => \x_reg[10][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X43_Y26_N8
\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~14_combout\ = (\x_reg[10][-10]~q\ & ((\x_reg[2][-10]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[2][-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[10][-10]~q\ & ((\x_reg[2][-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[2][-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\ = CARRY((\x_reg[10][-10]~q\ & (!\x_reg[2][-10]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[10][-10]~q\ & ((!\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\) # 
-- (!\x_reg[2][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-10]~q\,
	datab => \x_reg[2][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\);

-- Location: LCCOMB_X43_Y26_N10
\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~16_combout\ = ((\x_reg[2][-9]~q\ $ (\x_reg[10][-9]~q\ $ (!\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\ = CARRY((\x_reg[2][-9]~q\ & ((\x_reg[10][-9]~q\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\))) # (!\x_reg[2][-9]~q\ & (\x_reg[10][-9]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-9]~q\,
	datab => \x_reg[10][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~15\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\);

-- Location: LCCOMB_X43_Y26_N12
\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~18_combout\ = (\x_reg[2][-8]~q\ & ((\x_reg[10][-8]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\ & VCC)) # (!\x_reg[10][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\)))) # (!\x_reg[2][-8]~q\ & 
-- ((\x_reg[10][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[10][-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\ = CARRY((\x_reg[2][-8]~q\ & (!\x_reg[10][-8]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[2][-8]~q\ & ((!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\) # (!\x_reg[10][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-8]~q\,
	datab => \x_reg[10][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~17\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\);

-- Location: LCCOMB_X43_Y26_N14
\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~20_combout\ = ((\x_reg[2][-7]~q\ $ (\x_reg[10][-7]~q\ $ (!\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\ = CARRY((\x_reg[2][-7]~q\ & ((\x_reg[10][-7]~q\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\))) # (!\x_reg[2][-7]~q\ & (\x_reg[10][-7]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-7]~q\,
	datab => \x_reg[10][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~19\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\);

-- Location: FF_X43_Y26_N15
\g_radix4_1:2:u_radix4_1|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\);

-- Location: IOIBUF_X0_Y16_N8
\x[6][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-7),
	o => \x[6][-7]~input_o\);

-- Location: LCCOMB_X36_Y27_N10
\x_reg[6][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-7]~feeder_combout\ = \x[6][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][-7]~input_o\,
	combout => \x_reg[6][-7]~feeder_combout\);

-- Location: FF_X36_Y27_N11
\x_reg[6][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-7]~q\);

-- Location: IOIBUF_X51_Y54_N15
\x[14][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-7),
	o => \x[14][-7]~input_o\);

-- Location: LCCOMB_X47_Y27_N28
\x_reg[14][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-7]~feeder_combout\ = \x[14][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][-7]~input_o\,
	combout => \x_reg[14][-7]~feeder_combout\);

-- Location: FF_X47_Y27_N29
\x_reg[14][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-7]~q\);

-- Location: IOIBUF_X54_Y54_N22
\x[14][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-8),
	o => \x[14][-8]~input_o\);

-- Location: LCCOMB_X46_Y31_N8
\x_reg[14][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-8]~feeder_combout\ = \x[14][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[14][-8]~input_o\,
	combout => \x_reg[14][-8]~feeder_combout\);

-- Location: FF_X46_Y31_N9
\x_reg[14][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-8]~q\);

-- Location: IOIBUF_X26_Y39_N8
\x[6][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-8),
	o => \x[6][-8]~input_o\);

-- Location: LCCOMB_X38_Y27_N24
\x_reg[6][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-8]~feeder_combout\ = \x[6][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[6][-8]~input_o\,
	combout => \x_reg[6][-8]~feeder_combout\);

-- Location: FF_X38_Y27_N25
\x_reg[6][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-8]~q\);

-- Location: IOIBUF_X51_Y54_N22
\x[14][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-9),
	o => \x[14][-9]~input_o\);

-- Location: LCCOMB_X47_Y27_N30
\x_reg[14][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-9]~feeder_combout\ = \x[14][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[14][-9]~input_o\,
	combout => \x_reg[14][-9]~feeder_combout\);

-- Location: FF_X47_Y27_N31
\x_reg[14][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-9]~q\);

-- Location: IOIBUF_X51_Y0_N22
\x[6][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-9),
	o => \x[6][-9]~input_o\);

-- Location: LCCOMB_X47_Y27_N0
\x_reg[6][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-9]~feeder_combout\ = \x[6][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[6][-9]~input_o\,
	combout => \x_reg[6][-9]~feeder_combout\);

-- Location: FF_X47_Y27_N1
\x_reg[6][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-9]~q\);

-- Location: IOIBUF_X60_Y54_N15
\x[14][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-10),
	o => \x[14][-10]~input_o\);

-- Location: LCCOMB_X46_Y27_N30
\x_reg[14][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-10]~feeder_combout\ = \x[14][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][-10]~input_o\,
	combout => \x_reg[14][-10]~feeder_combout\);

-- Location: FF_X46_Y27_N31
\x_reg[14][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-10]~q\);

-- Location: IOIBUF_X36_Y39_N15
\x[6][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-10),
	o => \x[6][-10]~input_o\);

-- Location: LCCOMB_X46_Y27_N0
\x_reg[6][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-10]~feeder_combout\ = \x[6][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[6][-10]~input_o\,
	combout => \x_reg[6][-10]~feeder_combout\);

-- Location: FF_X46_Y27_N1
\x_reg[6][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-10]~q\);

-- Location: IOIBUF_X51_Y0_N29
\x[14][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-11),
	o => \x[14][-11]~input_o\);

-- Location: FF_X47_Y27_N3
\x_reg[14][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[14][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-11]~q\);

-- Location: IOIBUF_X58_Y54_N22
\x[6][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-11),
	o => \x[6][-11]~input_o\);

-- Location: LCCOMB_X46_Y31_N10
\x_reg[6][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-11]~feeder_combout\ = \x[6][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][-11]~input_o\,
	combout => \x_reg[6][-11]~feeder_combout\);

-- Location: FF_X46_Y31_N11
\x_reg[6][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-11]~q\);

-- Location: LCCOMB_X46_Y27_N4
\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\ = CARRY((\x_reg[14][-11]~q\ & \x_reg[6][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-11]~q\,
	datab => \x_reg[6][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X46_Y27_N6
\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~14_combout\ = (\x_reg[14][-10]~q\ & ((\x_reg[6][-10]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[6][-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[14][-10]~q\ & ((\x_reg[6][-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[6][-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\ = CARRY((\x_reg[14][-10]~q\ & (!\x_reg[6][-10]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[14][-10]~q\ & ((!\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\) # 
-- (!\x_reg[6][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-10]~q\,
	datab => \x_reg[6][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\);

-- Location: LCCOMB_X46_Y27_N8
\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~16_combout\ = ((\x_reg[14][-9]~q\ $ (\x_reg[6][-9]~q\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\ = CARRY((\x_reg[14][-9]~q\ & ((\x_reg[6][-9]~q\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\))) # (!\x_reg[14][-9]~q\ & (\x_reg[6][-9]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-9]~q\,
	datab => \x_reg[6][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~15\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\);

-- Location: LCCOMB_X46_Y27_N10
\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~18_combout\ = (\x_reg[14][-8]~q\ & ((\x_reg[6][-8]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\ & VCC)) # (!\x_reg[6][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\)))) # (!\x_reg[14][-8]~q\ & 
-- ((\x_reg[6][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[6][-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\ = CARRY((\x_reg[14][-8]~q\ & (!\x_reg[6][-8]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[14][-8]~q\ & ((!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\) # (!\x_reg[6][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-8]~q\,
	datab => \x_reg[6][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~17\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\);

-- Location: LCCOMB_X46_Y27_N12
\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~20_combout\ = ((\x_reg[6][-7]~q\ $ (\x_reg[14][-7]~q\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\ = CARRY((\x_reg[6][-7]~q\ & ((\x_reg[14][-7]~q\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\))) # (!\x_reg[6][-7]~q\ & (\x_reg[14][-7]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-7]~q\,
	datab => \x_reg[14][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~19\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\);

-- Location: FF_X46_Y27_N13
\g_radix4_1:2:u_radix4_1|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\);

-- Location: FF_X43_Y26_N13
\g_radix4_1:2:u_radix4_1|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\);

-- Location: FF_X46_Y27_N11
\g_radix4_1:2:u_radix4_1|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\);

-- Location: FF_X46_Y27_N9
\g_radix4_1:2:u_radix4_1|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\);

-- Location: FF_X43_Y26_N11
\g_radix4_1:2:u_radix4_1|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\);

-- Location: FF_X43_Y26_N9
\g_radix4_1:2:u_radix4_1|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~q\);

-- Location: FF_X46_Y27_N7
\g_radix4_1:2:u_radix4_1|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~q\);

-- Location: LCCOMB_X45_Y26_N2
\ar_sync[2][-11]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-11]~130_cout\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~q\ & \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[2][-11]~130_cout\);

-- Location: LCCOMB_X45_Y26_N4
\ar_sync[2][-11]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-11]~131_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & (\ar_sync[2][-11]~130_cout\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[2][-11]~130_cout\)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[2][-11]~130_cout\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & ((\ar_sync[2][-11]~130_cout\) # (GND)))))
-- \ar_sync[2][-11]~132\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & !\ar_sync[2][-11]~130_cout\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & ((!\ar_sync[2][-11]~130_cout\) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[2][-11]~130_cout\,
	combout => \ar_sync[2][-11]~131_combout\,
	cout => \ar_sync[2][-11]~132\);

-- Location: LCCOMB_X45_Y26_N6
\ar_sync[2][-10]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-10]~133_combout\ = ((\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\ $ (\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\ $ (!\ar_sync[2][-11]~132\)))) # (GND)
-- \ar_sync[2][-10]~134\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\) # (!\ar_sync[2][-11]~132\))) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\ & 
-- !\ar_sync[2][-11]~132\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[2][-11]~132\,
	combout => \ar_sync[2][-10]~133_combout\,
	cout => \ar_sync[2][-10]~134\);

-- Location: LCCOMB_X45_Y26_N8
\ar_sync[2][-9]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-9]~135_combout\ = (\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & (\ar_sync[2][-10]~134\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[2][-10]~134\)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[2][-10]~134\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & ((\ar_sync[2][-10]~134\) # (GND)))))
-- \ar_sync[2][-9]~136\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & !\ar_sync[2][-10]~134\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & ((!\ar_sync[2][-10]~134\) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[2][-10]~134\,
	combout => \ar_sync[2][-9]~135_combout\,
	cout => \ar_sync[2][-9]~136\);

-- Location: FF_X45_Y26_N9
\ar_sync[2][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-9]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-9]~q\);

-- Location: LCCOMB_X42_Y23_N6
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ = \ar_sync[2][-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[2][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\);

-- Location: FF_X42_Y23_N7
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X42_Y23_N22
\br_latched[2][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-9]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\,
	combout => \br_latched[2][-9]~feeder_combout\);

-- Location: FF_X42_Y23_N23
\br_latched[2][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-9]~q\);

-- Location: IOIBUF_X69_Y0_N22
\x[8][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-7),
	o => \x[8][-7]~input_o\);

-- Location: LCCOMB_X65_Y27_N0
\x_reg[8][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-7]~feeder_combout\ = \x[8][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[8][-7]~input_o\,
	combout => \x_reg[8][-7]~feeder_combout\);

-- Location: FF_X65_Y27_N1
\x_reg[8][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-7]~q\);

-- Location: IOIBUF_X78_Y34_N1
\x[0][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-7),
	o => \x[0][-7]~input_o\);

-- Location: LCCOMB_X70_Y27_N12
\x_reg[0][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-7]~feeder_combout\ = \x[0][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[0][-7]~input_o\,
	combout => \x_reg[0][-7]~feeder_combout\);

-- Location: FF_X70_Y27_N13
\x_reg[0][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-7]~q\);

-- Location: IOIBUF_X78_Y40_N1
\x[0][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-8),
	o => \x[0][-8]~input_o\);

-- Location: LCCOMB_X66_Y27_N0
\x_reg[0][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-8]~feeder_combout\ = \x[0][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[0][-8]~input_o\,
	combout => \x_reg[0][-8]~feeder_combout\);

-- Location: FF_X66_Y27_N1
\x_reg[0][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-8]~q\);

-- Location: IOIBUF_X78_Y35_N8
\x[8][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-8),
	o => \x[8][-8]~input_o\);

-- Location: LCCOMB_X70_Y27_N30
\x_reg[8][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-8]~feeder_combout\ = \x[8][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-8]~input_o\,
	combout => \x_reg[8][-8]~feeder_combout\);

-- Location: FF_X70_Y27_N31
\x_reg[8][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-8]~q\);

-- Location: IOIBUF_X0_Y25_N15
\x[0][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-9),
	o => \x[0][-9]~input_o\);

-- Location: LCCOMB_X36_Y27_N20
\x_reg[0][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-9]~feeder_combout\ = \x[0][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[0][-9]~input_o\,
	combout => \x_reg[0][-9]~feeder_combout\);

-- Location: FF_X36_Y27_N21
\x_reg[0][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-9]~q\);

-- Location: IOIBUF_X0_Y34_N8
\x[8][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-9),
	o => \x[8][-9]~input_o\);

-- Location: LCCOMB_X62_Y27_N24
\x_reg[8][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-9]~feeder_combout\ = \x[8][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-9]~input_o\,
	combout => \x_reg[8][-9]~feeder_combout\);

-- Location: FF_X62_Y27_N25
\x_reg[8][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-9]~q\);

-- Location: IOIBUF_X78_Y20_N1
\x[8][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-10),
	o => \x[8][-10]~input_o\);

-- Location: LCCOMB_X66_Y27_N2
\x_reg[8][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-10]~feeder_combout\ = \x[8][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[8][-10]~input_o\,
	combout => \x_reg[8][-10]~feeder_combout\);

-- Location: FF_X66_Y27_N3
\x_reg[8][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-10]~q\);

-- Location: IOIBUF_X78_Y42_N1
\x[0][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-10),
	o => \x[0][-10]~input_o\);

-- Location: FF_X65_Y27_N5
\x_reg[0][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[0][-10]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-10]~q\);

-- Location: IOIBUF_X78_Y40_N15
\x[0][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-11),
	o => \x[0][-11]~input_o\);

-- Location: FF_X66_Y27_N7
\x_reg[0][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[0][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-11]~q\);

-- Location: IOIBUF_X78_Y43_N15
\x[8][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-11),
	o => \x[8][-11]~input_o\);

-- Location: FF_X65_Y27_N3
\x_reg[8][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[8][-11]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-11]~q\);

-- Location: LCCOMB_X66_Y27_N6
\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\ = CARRY((\x_reg[0][-11]~q\ & \x_reg[8][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-11]~q\,
	datab => \x_reg[8][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X66_Y27_N8
\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~14_combout\ = (\x_reg[8][-10]~q\ & ((\x_reg[0][-10]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[0][-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[8][-10]~q\ & ((\x_reg[0][-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[0][-10]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\ = CARRY((\x_reg[8][-10]~q\ & (!\x_reg[0][-10]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\)) # (!\x_reg[8][-10]~q\ & ((!\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\) # (!\x_reg[0][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-10]~q\,
	datab => \x_reg[0][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\);

-- Location: LCCOMB_X66_Y27_N10
\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~16_combout\ = ((\x_reg[0][-9]~q\ $ (\x_reg[8][-9]~q\ $ (!\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\ = CARRY((\x_reg[0][-9]~q\ & ((\x_reg[8][-9]~q\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\))) # (!\x_reg[0][-9]~q\ & (\x_reg[8][-9]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-9]~q\,
	datab => \x_reg[8][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~15\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\);

-- Location: LCCOMB_X66_Y27_N12
\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~18_combout\ = (\x_reg[0][-8]~q\ & ((\x_reg[8][-8]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\ & VCC)) # (!\x_reg[8][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\)))) # (!\x_reg[0][-8]~q\ & 
-- ((\x_reg[8][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[8][-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\ = CARRY((\x_reg[0][-8]~q\ & (!\x_reg[8][-8]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\)) # (!\x_reg[0][-8]~q\ & ((!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\) # (!\x_reg[8][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-8]~q\,
	datab => \x_reg[8][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~17\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\);

-- Location: LCCOMB_X66_Y27_N14
\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~20_combout\ = ((\x_reg[8][-7]~q\ $ (\x_reg[0][-7]~q\ $ (!\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\ = CARRY((\x_reg[8][-7]~q\ & ((\x_reg[0][-7]~q\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\))) # (!\x_reg[8][-7]~q\ & (\x_reg[0][-7]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-7]~q\,
	datab => \x_reg[0][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~19\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\);

-- Location: FF_X66_Y27_N15
\g_radix4_1:0:u_radix4_1|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\);

-- Location: IOIBUF_X78_Y3_N1
\x[4][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-7),
	o => \x[4][-7]~input_o\);

-- Location: FF_X72_Y26_N7
\x_reg[4][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[4][-7]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-7]~q\);

-- Location: IOIBUF_X78_Y21_N15
\x[12][-7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-7),
	o => \x[12][-7]~input_o\);

-- Location: LCCOMB_X71_Y26_N30
\x_reg[12][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-7]~feeder_combout\ = \x[12][-7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[12][-7]~input_o\,
	combout => \x_reg[12][-7]~feeder_combout\);

-- Location: FF_X71_Y26_N31
\x_reg[12][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-7]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-7]~q\);

-- Location: IOIBUF_X78_Y24_N15
\x[4][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-8),
	o => \x[4][-8]~input_o\);

-- Location: LCCOMB_X74_Y26_N28
\x_reg[4][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-8]~feeder_combout\ = \x[4][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[4][-8]~input_o\,
	combout => \x_reg[4][-8]~feeder_combout\);

-- Location: FF_X74_Y26_N29
\x_reg[4][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-8]~q\);

-- Location: IOIBUF_X78_Y25_N22
\x[12][-8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-8),
	o => \x[12][-8]~input_o\);

-- Location: LCCOMB_X74_Y26_N10
\x_reg[12][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-8]~feeder_combout\ = \x[12][-8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-8]~input_o\,
	combout => \x_reg[12][-8]~feeder_combout\);

-- Location: FF_X74_Y26_N11
\x_reg[12][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-8]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-8]~q\);

-- Location: IOIBUF_X78_Y35_N1
\x[12][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-9),
	o => \x[12][-9]~input_o\);

-- Location: LCCOMB_X70_Y27_N16
\x_reg[12][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-9]~feeder_combout\ = \x[12][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-9]~input_o\,
	combout => \x_reg[12][-9]~feeder_combout\);

-- Location: FF_X70_Y27_N17
\x_reg[12][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-9]~q\);

-- Location: IOIBUF_X78_Y23_N1
\x[4][-9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-9),
	o => \x[4][-9]~input_o\);

-- Location: LCCOMB_X74_Y26_N8
\x_reg[4][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-9]~feeder_combout\ = \x[4][-9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[4][-9]~input_o\,
	combout => \x_reg[4][-9]~feeder_combout\);

-- Location: FF_X74_Y26_N9
\x_reg[4][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-9]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-9]~q\);

-- Location: IOIBUF_X78_Y21_N8
\x[4][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-10),
	o => \x[4][-10]~input_o\);

-- Location: FF_X71_Y26_N1
\x_reg[4][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[4][-10]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-10]~q\);

-- Location: IOIBUF_X78_Y18_N8
\x[12][-10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-10),
	o => \x[12][-10]~input_o\);

-- Location: LCCOMB_X72_Y26_N4
\x_reg[12][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-10]~feeder_combout\ = \x[12][-10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-10]~input_o\,
	combout => \x_reg[12][-10]~feeder_combout\);

-- Location: FF_X72_Y26_N5
\x_reg[12][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-10]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-10]~q\);

-- Location: IOIBUF_X78_Y29_N22
\x[12][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-11),
	o => \x[12][-11]~input_o\);

-- Location: LCCOMB_X74_Y26_N6
\x_reg[12][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-11]~feeder_combout\ = \x[12][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-11]~input_o\,
	combout => \x_reg[12][-11]~feeder_combout\);

-- Location: FF_X74_Y26_N7
\x_reg[12][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-11]~q\);

-- Location: IOIBUF_X78_Y18_N1
\x[4][-11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-11),
	o => \x[4][-11]~input_o\);

-- Location: LCCOMB_X72_Y26_N2
\x_reg[4][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-11]~feeder_combout\ = \x[4][-11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[4][-11]~input_o\,
	combout => \x_reg[4][-11]~feeder_combout\);

-- Location: FF_X72_Y26_N3
\x_reg[4][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-11]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-11]~q\);

-- Location: LCCOMB_X72_Y26_N6
\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\ = CARRY((\x_reg[12][-11]~q\ & \x_reg[4][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-11]~q\,
	datab => \x_reg[4][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X72_Y26_N8
\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~14_combout\ = (\x_reg[4][-10]~q\ & ((\x_reg[12][-10]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[12][-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\)))) # 
-- (!\x_reg[4][-10]~q\ & ((\x_reg[12][-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[12][-10]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\ = CARRY((\x_reg[4][-10]~q\ & (!\x_reg[12][-10]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\)) # (!\x_reg[4][-10]~q\ & ((!\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\) # 
-- (!\x_reg[12][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-10]~q\,
	datab => \x_reg[12][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\);

-- Location: LCCOMB_X72_Y26_N10
\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~16_combout\ = ((\x_reg[12][-9]~q\ $ (\x_reg[4][-9]~q\ $ (!\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\ = CARRY((\x_reg[12][-9]~q\ & ((\x_reg[4][-9]~q\) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\))) # (!\x_reg[12][-9]~q\ & (\x_reg[4][-9]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-9]~q\,
	datab => \x_reg[4][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~15\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\);

-- Location: LCCOMB_X72_Y26_N12
\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~18_combout\ = (\x_reg[4][-8]~q\ & ((\x_reg[12][-8]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\ & VCC)) # (!\x_reg[12][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\)))) # (!\x_reg[4][-8]~q\ & 
-- ((\x_reg[12][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[12][-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\ = CARRY((\x_reg[4][-8]~q\ & (!\x_reg[12][-8]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\)) # (!\x_reg[4][-8]~q\ & ((!\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\) # (!\x_reg[12][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-8]~q\,
	datab => \x_reg[12][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~17\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\);

-- Location: LCCOMB_X72_Y26_N14
\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~20_combout\ = ((\x_reg[4][-7]~q\ $ (\x_reg[12][-7]~q\ $ (!\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\ = CARRY((\x_reg[4][-7]~q\ & ((\x_reg[12][-7]~q\) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\))) # (!\x_reg[4][-7]~q\ & (\x_reg[12][-7]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-7]~q\,
	datab => \x_reg[12][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~19\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\);

-- Location: FF_X72_Y26_N15
\g_radix4_1:0:u_radix4_1|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\);

-- Location: FF_X72_Y26_N13
\g_radix4_1:0:u_radix4_1|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\);

-- Location: FF_X66_Y27_N13
\g_radix4_1:0:u_radix4_1|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\);

-- Location: FF_X72_Y26_N11
\g_radix4_1:0:u_radix4_1|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\);

-- Location: FF_X66_Y27_N11
\g_radix4_1:0:u_radix4_1|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\);

-- Location: FF_X66_Y27_N9
\g_radix4_1:0:u_radix4_1|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~q\);

-- Location: FF_X72_Y26_N9
\g_radix4_1:0:u_radix4_1|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~q\);

-- Location: LCCOMB_X66_Y26_N0
\ar_sync[0][-11]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-11]~122_cout\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~q\ & \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[0][-11]~122_cout\);

-- Location: LCCOMB_X66_Y26_N2
\ar_sync[0][-11]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-11]~123_combout\ = (\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & (\ar_sync[0][-11]~122_cout\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[0][-11]~122_cout\)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[0][-11]~122_cout\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & ((\ar_sync[0][-11]~122_cout\) # (GND)))))
-- \ar_sync[0][-11]~124\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & !\ar_sync[0][-11]~122_cout\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\ & ((!\ar_sync[0][-11]~122_cout\) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[0][-11]~122_cout\,
	combout => \ar_sync[0][-11]~123_combout\,
	cout => \ar_sync[0][-11]~124\);

-- Location: LCCOMB_X66_Y26_N4
\ar_sync[0][-10]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-10]~125_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\ $ (!\ar_sync[0][-11]~124\)))) # (GND)
-- \ar_sync[0][-10]~126\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\) # (!\ar_sync[0][-11]~124\))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\ & 
-- !\ar_sync[0][-11]~124\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[0][-11]~124\,
	combout => \ar_sync[0][-10]~125_combout\,
	cout => \ar_sync[0][-10]~126\);

-- Location: LCCOMB_X66_Y26_N6
\ar_sync[0][-9]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-9]~127_combout\ = (\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & (\ar_sync[0][-10]~126\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[0][-10]~126\)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[0][-10]~126\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & ((\ar_sync[0][-10]~126\) # (GND)))))
-- \ar_sync[0][-9]~128\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & !\ar_sync[0][-10]~126\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & ((!\ar_sync[0][-10]~126\) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[0][-10]~126\,
	combout => \ar_sync[0][-9]~127_combout\,
	cout => \ar_sync[0][-9]~128\);

-- Location: FF_X66_Y26_N7
\ar_sync[0][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-9]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-9]~q\);

-- Location: LCCOMB_X45_Y26_N28
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\ = \ar_sync[0][-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][-9]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\);

-- Location: FF_X45_Y26_N29
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X42_Y23_N4
\br_latched[0][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-9]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-9]~q\,
	combout => \br_latched[0][-9]~feeder_combout\);

-- Location: FF_X42_Y23_N5
\br_latched[0][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-9]~q\);

-- Location: FF_X45_Y26_N7
\ar_sync[2][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-10]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-10]~q\);

-- Location: LCCOMB_X41_Y26_N18
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\ = \ar_sync[2][-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\);

-- Location: FF_X41_Y26_N19
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X41_Y26_N4
\br_latched[2][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-10]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\,
	combout => \br_latched[2][-10]~feeder_combout\);

-- Location: FF_X41_Y26_N5
\br_latched[2][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-10]~q\);

-- Location: FF_X66_Y26_N5
\ar_sync[0][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-10]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-10]~q\);

-- Location: LCCOMB_X43_Y26_N0
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\ = \ar_sync[0][-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[0][-10]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\);

-- Location: FF_X43_Y26_N1
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X42_Y23_N12
\br_latched[0][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-10]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-10]~q\,
	combout => \br_latched[0][-10]~feeder_combout\);

-- Location: FF_X42_Y23_N13
\br_latched[0][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-10]~q\);

-- Location: FF_X66_Y26_N3
\ar_sync[0][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-11]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-11]~q\);

-- Location: LCCOMB_X65_Y23_N20
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\ = \ar_sync[0][-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][-11]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\);

-- Location: FF_X65_Y23_N21
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X30_Y23_N30
\br_latched[0][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-11]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\,
	combout => \br_latched[0][-11]~feeder_combout\);

-- Location: FF_X30_Y23_N31
\br_latched[0][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-11]~q\);

-- Location: FF_X45_Y26_N5
\ar_sync[2][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-11]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-11]~q\);

-- Location: LCCOMB_X44_Y26_N12
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\ = \ar_sync[2][-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\);

-- Location: FF_X44_Y26_N13
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X41_Y23_N28
\br_latched[2][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-11]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-11]~q\,
	combout => \br_latched[2][-11]~feeder_combout\);

-- Location: FF_X41_Y23_N29
\br_latched[2][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-11]~q\);

-- Location: LCCOMB_X30_Y23_N4
\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\ = CARRY((\br_latched[0][-11]~q\ & \br_latched[2][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-11]~q\,
	datab => \br_latched[2][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X30_Y23_N6
\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~14_combout\ = (\br_latched[2][-10]~q\ & ((\br_latched[0][-10]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[0][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\)))) 
-- # (!\br_latched[2][-10]~q\ & ((\br_latched[0][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\)) # (!\br_latched[0][-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\ = CARRY((\br_latched[2][-10]~q\ & (!\br_latched[0][-10]~q\ & !\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\)) # (!\br_latched[2][-10]~q\ & ((!\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\) # 
-- (!\br_latched[0][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-10]~q\,
	datab => \br_latched[0][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\);

-- Location: LCCOMB_X30_Y23_N8
\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~16_combout\ = ((\br_latched[2][-9]~q\ $ (\br_latched[0][-9]~q\ $ (!\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\ = CARRY((\br_latched[2][-9]~q\ & ((\br_latched[0][-9]~q\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\))) # (!\br_latched[2][-9]~q\ & (\br_latched[0][-9]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-9]~q\,
	datab => \br_latched[0][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~15\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\);

-- Location: FF_X30_Y23_N9
\g_radix4_2:0:u_radix4_2|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\);

-- Location: FF_X30_Y19_N7
\g_radix4_2:0:u_radix4_2|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~q\);

-- Location: FF_X30_Y23_N7
\g_radix4_2:0:u_radix4_2|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~q\);

-- Location: LCCOMB_X29_Y23_N0
\yr_sync[8][-11]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-11]~97_cout\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~q\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~q\,
	datad => VCC,
	cout => \yr_sync[8][-11]~97_cout\);

-- Location: LCCOMB_X29_Y23_N2
\yr_sync[8][-11]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-11]~98_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & (!\yr_sync[8][-11]~97_cout\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & ((\yr_sync[8][-11]~97_cout\) # (GND))))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & (\yr_sync[8][-11]~97_cout\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & (!\yr_sync[8][-11]~97_cout\))))
-- \yr_sync[8][-11]~99\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & ((!\yr_sync[8][-11]~97_cout\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & !\yr_sync[8][-11]~97_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \yr_sync[8][-11]~97_cout\,
	combout => \yr_sync[8][-11]~98_combout\,
	cout => \yr_sync[8][-11]~99\);

-- Location: IOIBUF_X0_Y30_N15
\x[3][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-6),
	o => \x[3][-6]~input_o\);

-- Location: LCCOMB_X43_Y24_N14
\x_reg[3][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-6]~feeder_combout\ = \x[3][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[3][-6]~input_o\,
	combout => \x_reg[3][-6]~feeder_combout\);

-- Location: FF_X43_Y24_N15
\x_reg[3][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-6]~q\);

-- Location: IOIBUF_X64_Y54_N1
\x[11][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-6),
	o => \x[11][-6]~input_o\);

-- Location: LCCOMB_X43_Y24_N20
\x_reg[11][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-6]~feeder_combout\ = \x[11][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[11][-6]~input_o\,
	combout => \x_reg[11][-6]~feeder_combout\);

-- Location: FF_X43_Y24_N21
\x_reg[11][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-6]~q\);

-- Location: LCCOMB_X41_Y24_N12
\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~22_combout\ = (\x_reg[3][-6]~q\ & ((\x_reg[11][-6]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\ & VCC)) # (!\x_reg[11][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\)))) # (!\x_reg[3][-6]~q\ & 
-- ((\x_reg[11][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[11][-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\ = CARRY((\x_reg[3][-6]~q\ & (!\x_reg[11][-6]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[3][-6]~q\ & ((!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\) # (!\x_reg[11][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-6]~q\,
	datab => \x_reg[11][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~21\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\);

-- Location: FF_X41_Y24_N13
\g_radix4_1:3:u_radix4_1|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\);

-- Location: IOIBUF_X60_Y54_N8
\x[15][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-6),
	o => \x[15][-6]~input_o\);

-- Location: LCCOMB_X39_Y23_N14
\x_reg[15][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-6]~feeder_combout\ = \x[15][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-6]~input_o\,
	combout => \x_reg[15][-6]~feeder_combout\);

-- Location: FF_X39_Y23_N15
\x_reg[15][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-6]~q\);

-- Location: IOIBUF_X69_Y54_N15
\x[7][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-6),
	o => \x[7][-6]~input_o\);

-- Location: LCCOMB_X39_Y23_N24
\x_reg[7][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-6]~feeder_combout\ = \x[7][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[7][-6]~input_o\,
	combout => \x_reg[7][-6]~feeder_combout\);

-- Location: FF_X39_Y23_N25
\x_reg[7][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-6]~q\);

-- Location: LCCOMB_X37_Y23_N14
\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~22_combout\ = (\x_reg[15][-6]~q\ & ((\x_reg[7][-6]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\ & VCC)) # (!\x_reg[7][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\)))) # (!\x_reg[15][-6]~q\ & 
-- ((\x_reg[7][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[7][-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\ = CARRY((\x_reg[15][-6]~q\ & (!\x_reg[7][-6]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[15][-6]~q\ & ((!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\) # (!\x_reg[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-6]~q\,
	datab => \x_reg[7][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~21\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\);

-- Location: FF_X37_Y23_N15
\g_radix4_1:3:u_radix4_1|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\);

-- Location: LCCOMB_X38_Y21_N8
\ar_sync[3][-8]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-8]~159_combout\ = ((\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\ $ (\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\ $ (!\ar_sync[3][-9]~152\)))) # (GND)
-- \ar_sync[3][-8]~160\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\) # (!\ar_sync[3][-9]~152\))) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\ & 
-- !\ar_sync[3][-9]~152\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[3][-9]~152\,
	combout => \ar_sync[3][-8]~159_combout\,
	cout => \ar_sync[3][-8]~160\);

-- Location: FF_X38_Y21_N9
\ar_sync[3][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-8]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-8]~q\);

-- Location: LCCOMB_X38_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ = \ar_sync[3][-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[3][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\);

-- Location: FF_X38_Y21_N29
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X38_Y21_N30
\br_latched[3][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-8]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\,
	combout => \br_latched[3][-8]~feeder_combout\);

-- Location: FF_X38_Y21_N31
\br_latched[3][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-8]~q\);

-- Location: IOIBUF_X58_Y54_N8
\x[5][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-6),
	o => \x[5][-6]~input_o\);

-- Location: LCCOMB_X46_Y31_N28
\x_reg[5][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-6]~feeder_combout\ = \x[5][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[5][-6]~input_o\,
	combout => \x_reg[5][-6]~feeder_combout\);

-- Location: FF_X46_Y31_N29
\x_reg[5][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-6]~q\);

-- Location: IOIBUF_X78_Y42_N8
\x[13][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-6),
	o => \x[13][-6]~input_o\);

-- Location: LCCOMB_X46_Y31_N22
\x_reg[13][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-6]~feeder_combout\ = \x[13][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[13][-6]~input_o\,
	combout => \x_reg[13][-6]~feeder_combout\);

-- Location: FF_X46_Y31_N23
\x_reg[13][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-6]~q\);

-- Location: LCCOMB_X43_Y29_N12
\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~22_combout\ = (\x_reg[5][-6]~q\ & ((\x_reg[13][-6]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\ & VCC)) # (!\x_reg[13][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\)))) # (!\x_reg[5][-6]~q\ & 
-- ((\x_reg[13][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[13][-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\ = CARRY((\x_reg[5][-6]~q\ & (!\x_reg[13][-6]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[5][-6]~q\ & ((!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\) # (!\x_reg[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-6]~q\,
	datab => \x_reg[13][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~21\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\);

-- Location: FF_X43_Y29_N13
\g_radix4_1:1:u_radix4_1|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\);

-- Location: IOIBUF_X78_Y31_N22
\x[1][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-6),
	o => \x[1][-6]~input_o\);

-- Location: LCCOMB_X46_Y31_N30
\x_reg[1][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-6]~feeder_combout\ = \x[1][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[1][-6]~input_o\,
	combout => \x_reg[1][-6]~feeder_combout\);

-- Location: FF_X46_Y31_N31
\x_reg[1][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-6]~q\);

-- Location: IOIBUF_X31_Y39_N29
\x[9][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-6),
	o => \x[9][-6]~input_o\);

-- Location: LCCOMB_X39_Y29_N28
\x_reg[9][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-6]~feeder_combout\ = \x[9][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[9][-6]~input_o\,
	combout => \x_reg[9][-6]~feeder_combout\);

-- Location: FF_X39_Y29_N29
\x_reg[9][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-6]~q\);

-- Location: LCCOMB_X38_Y29_N14
\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~22_combout\ = (\x_reg[1][-6]~q\ & ((\x_reg[9][-6]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\ & VCC)) # (!\x_reg[9][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\)))) # (!\x_reg[1][-6]~q\ & 
-- ((\x_reg[9][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[9][-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\ = CARRY((\x_reg[1][-6]~q\ & (!\x_reg[9][-6]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[1][-6]~q\ & ((!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\) # (!\x_reg[9][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-6]~q\,
	datab => \x_reg[9][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~21\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\);

-- Location: FF_X38_Y29_N15
\g_radix4_1:1:u_radix4_1|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\);

-- Location: LCCOMB_X37_Y25_N12
\ar_sync[1][-8]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-8]~157_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\ $ (!\ar_sync[1][-9]~144\)))) # (GND)
-- \ar_sync[1][-8]~158\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\) # (!\ar_sync[1][-9]~144\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\ & 
-- !\ar_sync[1][-9]~144\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[1][-9]~144\,
	combout => \ar_sync[1][-8]~157_combout\,
	cout => \ar_sync[1][-8]~158\);

-- Location: FF_X37_Y25_N13
\ar_sync[1][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-8]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-8]~q\);

-- Location: LCCOMB_X36_Y21_N24
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ = \ar_sync[1][-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\);

-- Location: FF_X36_Y21_N25
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X36_Y21_N8
\br_latched[1][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-8]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\,
	combout => \br_latched[1][-8]~feeder_combout\);

-- Location: FF_X36_Y21_N9
\br_latched[1][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-8]~q\);

-- Location: LCCOMB_X30_Y19_N10
\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~18_combout\ = (\br_latched[3][-8]~q\ & ((\br_latched[1][-8]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\ & VCC)) # (!\br_latched[1][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\)))) # 
-- (!\br_latched[3][-8]~q\ & ((\br_latched[1][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[1][-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\ = CARRY((\br_latched[3][-8]~q\ & (!\br_latched[1][-8]~q\ & !\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[3][-8]~q\ & ((!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\) # 
-- (!\br_latched[1][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-8]~q\,
	datab => \br_latched[1][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~17\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\);

-- Location: FF_X30_Y19_N11
\g_radix4_2:0:u_radix4_2|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\);

-- Location: IOIBUF_X78_Y41_N23
\x[10][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-6),
	o => \x[10][-6]~input_o\);

-- Location: LCCOMB_X46_Y31_N4
\x_reg[10][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-6]~feeder_combout\ = \x[10][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-6]~input_o\,
	combout => \x_reg[10][-6]~feeder_combout\);

-- Location: FF_X46_Y31_N5
\x_reg[10][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-6]~q\);

-- Location: IOIBUF_X31_Y0_N8
\x[2][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-6),
	o => \x[2][-6]~input_o\);

-- Location: LCCOMB_X39_Y26_N26
\x_reg[2][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-6]~feeder_combout\ = \x[2][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-6]~input_o\,
	combout => \x_reg[2][-6]~feeder_combout\);

-- Location: FF_X39_Y26_N27
\x_reg[2][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-6]~q\);

-- Location: LCCOMB_X43_Y26_N16
\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~22_combout\ = (\x_reg[10][-6]~q\ & ((\x_reg[2][-6]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\ & VCC)) # (!\x_reg[2][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\)))) # (!\x_reg[10][-6]~q\ & 
-- ((\x_reg[2][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[2][-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\ = CARRY((\x_reg[10][-6]~q\ & (!\x_reg[2][-6]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[10][-6]~q\ & ((!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\) # (!\x_reg[2][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-6]~q\,
	datab => \x_reg[2][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~21\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\);

-- Location: FF_X43_Y26_N17
\g_radix4_1:2:u_radix4_1|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\);

-- Location: IOIBUF_X22_Y39_N29
\x[14][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-6),
	o => \x[14][-6]~input_o\);

-- Location: LCCOMB_X46_Y31_N0
\x_reg[14][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-6]~feeder_combout\ = \x[14][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[14][-6]~input_o\,
	combout => \x_reg[14][-6]~feeder_combout\);

-- Location: FF_X46_Y31_N1
\x_reg[14][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-6]~q\);

-- Location: IOIBUF_X58_Y54_N15
\x[6][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-6),
	o => \x[6][-6]~input_o\);

-- Location: LCCOMB_X46_Y31_N2
\x_reg[6][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-6]~feeder_combout\ = \x[6][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][-6]~input_o\,
	combout => \x_reg[6][-6]~feeder_combout\);

-- Location: FF_X46_Y31_N3
\x_reg[6][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-6]~q\);

-- Location: LCCOMB_X46_Y27_N14
\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~22_combout\ = (\x_reg[14][-6]~q\ & ((\x_reg[6][-6]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\ & VCC)) # (!\x_reg[6][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\)))) # (!\x_reg[14][-6]~q\ & 
-- ((\x_reg[6][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[6][-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\ = CARRY((\x_reg[14][-6]~q\ & (!\x_reg[6][-6]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[14][-6]~q\ & ((!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\) # (!\x_reg[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-6]~q\,
	datab => \x_reg[6][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~21\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\);

-- Location: FF_X46_Y27_N15
\g_radix4_1:2:u_radix4_1|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\);

-- Location: LCCOMB_X45_Y26_N10
\ar_sync[2][-8]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-8]~155_combout\ = ((\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ $ (\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\ $ (!\ar_sync[2][-9]~136\)))) # (GND)
-- \ar_sync[2][-8]~156\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\) # (!\ar_sync[2][-9]~136\))) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\ & 
-- !\ar_sync[2][-9]~136\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[2][-9]~136\,
	combout => \ar_sync[2][-8]~155_combout\,
	cout => \ar_sync[2][-8]~156\);

-- Location: FF_X45_Y26_N11
\ar_sync[2][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-8]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-8]~q\);

-- Location: LCCOMB_X42_Y23_N20
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ = \ar_sync[2][-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\);

-- Location: FF_X42_Y23_N21
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X41_Y23_N0
\br_latched[2][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-8]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\,
	combout => \br_latched[2][-8]~feeder_combout\);

-- Location: FF_X41_Y23_N1
\br_latched[2][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-8]~q\);

-- Location: IOIBUF_X78_Y20_N8
\x[4][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-6),
	o => \x[4][-6]~input_o\);

-- Location: LCCOMB_X71_Y26_N28
\x_reg[4][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-6]~feeder_combout\ = \x[4][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[4][-6]~input_o\,
	combout => \x_reg[4][-6]~feeder_combout\);

-- Location: FF_X71_Y26_N29
\x_reg[4][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-6]~q\);

-- Location: IOIBUF_X78_Y45_N8
\x[12][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-6),
	o => \x[12][-6]~input_o\);

-- Location: LCCOMB_X74_Y26_N12
\x_reg[12][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-6]~feeder_combout\ = \x[12][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-6]~input_o\,
	combout => \x_reg[12][-6]~feeder_combout\);

-- Location: FF_X74_Y26_N13
\x_reg[12][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-6]~q\);

-- Location: LCCOMB_X72_Y26_N16
\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~22_combout\ = (\x_reg[4][-6]~q\ & ((\x_reg[12][-6]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\ & VCC)) # (!\x_reg[12][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\)))) # (!\x_reg[4][-6]~q\ & 
-- ((\x_reg[12][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[12][-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\ = CARRY((\x_reg[4][-6]~q\ & (!\x_reg[12][-6]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\)) # (!\x_reg[4][-6]~q\ & ((!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\) # (!\x_reg[12][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-6]~q\,
	datab => \x_reg[12][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~21\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\);

-- Location: FF_X72_Y26_N17
\g_radix4_1:0:u_radix4_1|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\);

-- Location: IOIBUF_X78_Y43_N8
\x[8][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-6),
	o => \x[8][-6]~input_o\);

-- Location: LCCOMB_X65_Y27_N28
\x_reg[8][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-6]~feeder_combout\ = \x[8][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-6]~input_o\,
	combout => \x_reg[8][-6]~feeder_combout\);

-- Location: FF_X65_Y27_N29
\x_reg[8][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-6]~q\);

-- Location: IOIBUF_X78_Y43_N22
\x[0][-6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-6),
	o => \x[0][-6]~input_o\);

-- Location: LCCOMB_X66_Y27_N4
\x_reg[0][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-6]~feeder_combout\ = \x[0][-6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[0][-6]~input_o\,
	combout => \x_reg[0][-6]~feeder_combout\);

-- Location: FF_X66_Y27_N5
\x_reg[0][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-6]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-6]~q\);

-- Location: LCCOMB_X66_Y27_N16
\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~22_combout\ = (\x_reg[8][-6]~q\ & ((\x_reg[0][-6]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\ & VCC)) # (!\x_reg[0][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\)))) # (!\x_reg[8][-6]~q\ & 
-- ((\x_reg[0][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[0][-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\ = CARRY((\x_reg[8][-6]~q\ & (!\x_reg[0][-6]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\)) # (!\x_reg[8][-6]~q\ & ((!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\) # (!\x_reg[0][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-6]~q\,
	datab => \x_reg[0][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~21\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\);

-- Location: FF_X66_Y27_N17
\g_radix4_1:0:u_radix4_1|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\);

-- Location: LCCOMB_X66_Y26_N8
\ar_sync[0][-8]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-8]~153_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\ $ (!\ar_sync[0][-9]~128\)))) # (GND)
-- \ar_sync[0][-8]~154\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\) # (!\ar_sync[0][-9]~128\))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\ & 
-- !\ar_sync[0][-9]~128\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[0][-9]~128\,
	combout => \ar_sync[0][-8]~153_combout\,
	cout => \ar_sync[0][-8]~154\);

-- Location: FF_X66_Y26_N9
\ar_sync[0][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-8]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-8]~q\);

-- Location: LCCOMB_X66_Y26_N26
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\ = \ar_sync[0][-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[0][-8]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\);

-- Location: FF_X66_Y26_N27
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X42_Y23_N26
\br_latched[0][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-8]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-8]~q\,
	combout => \br_latched[0][-8]~feeder_combout\);

-- Location: FF_X42_Y23_N27
\br_latched[0][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-8]~q\);

-- Location: LCCOMB_X30_Y23_N10
\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~18_combout\ = (\br_latched[2][-8]~q\ & ((\br_latched[0][-8]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\ & VCC)) # (!\br_latched[0][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\)))) # 
-- (!\br_latched[2][-8]~q\ & ((\br_latched[0][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\)) # (!\br_latched[0][-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\ = CARRY((\br_latched[2][-8]~q\ & (!\br_latched[0][-8]~q\ & !\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\)) # (!\br_latched[2][-8]~q\ & ((!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\) # 
-- (!\br_latched[0][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-8]~q\,
	datab => \br_latched[0][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~17\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\);

-- Location: FF_X30_Y23_N11
\g_radix4_2:0:u_radix4_2|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\);

-- Location: LCCOMB_X29_Y23_N4
\yr_sync[8][-10]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-10]~100_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\ $ (\yr_sync[8][-11]~99\)))) # (GND)
-- \yr_sync[8][-10]~101\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\ & !\yr_sync[8][-11]~99\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\) # 
-- (!\yr_sync[8][-11]~99\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \yr_sync[8][-11]~99\,
	combout => \yr_sync[8][-10]~100_combout\,
	cout => \yr_sync[8][-10]~101\);

-- Location: IOIBUF_X78_Y31_N8
\x[6][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-5),
	o => \x[6][-5]~input_o\);

-- Location: LCCOMB_X46_Y31_N18
\x_reg[6][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-5]~feeder_combout\ = \x[6][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][-5]~input_o\,
	combout => \x_reg[6][-5]~feeder_combout\);

-- Location: FF_X46_Y31_N19
\x_reg[6][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-5]~q\);

-- Location: IOIBUF_X49_Y0_N22
\x[14][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-5),
	o => \x[14][-5]~input_o\);

-- Location: FF_X46_Y27_N5
\x_reg[14][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[14][-5]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-5]~q\);

-- Location: LCCOMB_X46_Y27_N16
\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~24_combout\ = ((\x_reg[6][-5]~q\ $ (\x_reg[14][-5]~q\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\ = CARRY((\x_reg[6][-5]~q\ & ((\x_reg[14][-5]~q\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\))) # (!\x_reg[6][-5]~q\ & (\x_reg[14][-5]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-5]~q\,
	datab => \x_reg[14][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~23\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\);

-- Location: FF_X46_Y27_N17
\g_radix4_1:2:u_radix4_1|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\);

-- Location: IOIBUF_X56_Y54_N1
\x[2][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-5),
	o => \x[2][-5]~input_o\);

-- Location: LCCOMB_X46_Y31_N24
\x_reg[2][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-5]~feeder_combout\ = \x[2][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[2][-5]~input_o\,
	combout => \x_reg[2][-5]~feeder_combout\);

-- Location: FF_X46_Y31_N25
\x_reg[2][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-5]~q\);

-- Location: IOIBUF_X66_Y54_N1
\x[10][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-5),
	o => \x[10][-5]~input_o\);

-- Location: LCCOMB_X42_Y29_N26
\x_reg[10][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-5]~feeder_combout\ = \x[10][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-5]~input_o\,
	combout => \x_reg[10][-5]~feeder_combout\);

-- Location: FF_X42_Y29_N27
\x_reg[10][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-5]~q\);

-- Location: LCCOMB_X43_Y26_N18
\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~24_combout\ = ((\x_reg[2][-5]~q\ $ (\x_reg[10][-5]~q\ $ (!\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\ = CARRY((\x_reg[2][-5]~q\ & ((\x_reg[10][-5]~q\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\))) # (!\x_reg[2][-5]~q\ & (\x_reg[10][-5]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-5]~q\,
	datab => \x_reg[10][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~23\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\);

-- Location: FF_X43_Y26_N19
\g_radix4_1:2:u_radix4_1|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\);

-- Location: LCCOMB_X45_Y26_N12
\ar_sync[2][-7]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-7]~163_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & (\ar_sync[2][-8]~156\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[2][-8]~156\)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[2][-8]~156\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & ((\ar_sync[2][-8]~156\) # (GND)))))
-- \ar_sync[2][-7]~164\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & !\ar_sync[2][-8]~156\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & ((!\ar_sync[2][-8]~156\) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[2][-8]~156\,
	combout => \ar_sync[2][-7]~163_combout\,
	cout => \ar_sync[2][-7]~164\);

-- Location: FF_X45_Y26_N13
\ar_sync[2][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-7]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-7]~q\);

-- Location: LCCOMB_X45_Y26_N30
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ = \ar_sync[2][-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\);

-- Location: FF_X45_Y26_N31
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X41_Y23_N30
\br_latched[2][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-7]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\,
	combout => \br_latched[2][-7]~feeder_combout\);

-- Location: FF_X41_Y23_N31
\br_latched[2][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-7]~q\);

-- Location: IOIBUF_X78_Y25_N15
\x[4][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-5),
	o => \x[4][-5]~input_o\);

-- Location: LCCOMB_X74_Y26_N18
\x_reg[4][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-5]~feeder_combout\ = \x[4][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[4][-5]~input_o\,
	combout => \x_reg[4][-5]~feeder_combout\);

-- Location: FF_X74_Y26_N19
\x_reg[4][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-5]~q\);

-- Location: IOIBUF_X78_Y25_N1
\x[12][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-5),
	o => \x[12][-5]~input_o\);

-- Location: LCCOMB_X74_Y26_N16
\x_reg[12][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-5]~feeder_combout\ = \x[12][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-5]~input_o\,
	combout => \x_reg[12][-5]~feeder_combout\);

-- Location: FF_X74_Y26_N17
\x_reg[12][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-5]~q\);

-- Location: LCCOMB_X72_Y26_N18
\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~24_combout\ = ((\x_reg[4][-5]~q\ $ (\x_reg[12][-5]~q\ $ (!\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\ = CARRY((\x_reg[4][-5]~q\ & ((\x_reg[12][-5]~q\) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\))) # (!\x_reg[4][-5]~q\ & (\x_reg[12][-5]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-5]~q\,
	datab => \x_reg[12][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~23\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\);

-- Location: FF_X72_Y26_N19
\g_radix4_1:0:u_radix4_1|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\);

-- Location: IOIBUF_X78_Y37_N15
\x[8][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-5),
	o => \x[8][-5]~input_o\);

-- Location: LCCOMB_X70_Y27_N24
\x_reg[8][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-5]~feeder_combout\ = \x[8][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-5]~input_o\,
	combout => \x_reg[8][-5]~feeder_combout\);

-- Location: FF_X70_Y27_N25
\x_reg[8][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-5]~q\);

-- Location: IOIBUF_X78_Y33_N22
\x[0][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-5),
	o => \x[0][-5]~input_o\);

-- Location: LCCOMB_X70_Y27_N10
\x_reg[0][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-5]~feeder_combout\ = \x[0][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[0][-5]~input_o\,
	combout => \x_reg[0][-5]~feeder_combout\);

-- Location: FF_X70_Y27_N11
\x_reg[0][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-5]~q\);

-- Location: LCCOMB_X66_Y27_N18
\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~24_combout\ = ((\x_reg[8][-5]~q\ $ (\x_reg[0][-5]~q\ $ (!\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\ = CARRY((\x_reg[8][-5]~q\ & ((\x_reg[0][-5]~q\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\))) # (!\x_reg[8][-5]~q\ & (\x_reg[0][-5]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-5]~q\,
	datab => \x_reg[0][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~23\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\);

-- Location: FF_X66_Y27_N19
\g_radix4_1:0:u_radix4_1|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\);

-- Location: LCCOMB_X66_Y26_N10
\ar_sync[0][-7]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-7]~161_combout\ = (\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & (\ar_sync[0][-8]~154\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[0][-8]~154\)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[0][-8]~154\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & ((\ar_sync[0][-8]~154\) # (GND)))))
-- \ar_sync[0][-7]~162\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & !\ar_sync[0][-8]~154\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & ((!\ar_sync[0][-8]~154\) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[0][-8]~154\,
	combout => \ar_sync[0][-7]~161_combout\,
	cout => \ar_sync[0][-7]~162\);

-- Location: FF_X66_Y26_N11
\ar_sync[0][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-7]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-7]~q\);

-- Location: LCCOMB_X65_Y26_N0
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ = \ar_sync[0][-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[0][-7]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\);

-- Location: FF_X65_Y26_N1
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X44_Y26_N4
\br_latched[0][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-7]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\,
	combout => \br_latched[0][-7]~feeder_combout\);

-- Location: FF_X44_Y26_N5
\br_latched[0][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-7]~q\);

-- Location: LCCOMB_X30_Y23_N12
\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~20_combout\ = ((\br_latched[2][-7]~q\ $ (\br_latched[0][-7]~q\ $ (!\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\ = CARRY((\br_latched[2][-7]~q\ & ((\br_latched[0][-7]~q\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\))) # (!\br_latched[2][-7]~q\ & (\br_latched[0][-7]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-7]~q\,
	datab => \br_latched[0][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~19\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\);

-- Location: FF_X30_Y23_N13
\g_radix4_2:0:u_radix4_2|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\);

-- Location: IOIBUF_X0_Y34_N15
\x[1][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-5),
	o => \x[1][-5]~input_o\);

-- Location: LCCOMB_X40_Y29_N8
\x_reg[1][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-5]~feeder_combout\ = \x[1][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[1][-5]~input_o\,
	combout => \x_reg[1][-5]~feeder_combout\);

-- Location: FF_X40_Y29_N9
\x_reg[1][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-5]~q\);

-- Location: IOIBUF_X78_Y36_N8
\x[9][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-5),
	o => \x[9][-5]~input_o\);

-- Location: LCCOMB_X47_Y29_N6
\x_reg[9][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-5]~feeder_combout\ = \x[9][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[9][-5]~input_o\,
	combout => \x_reg[9][-5]~feeder_combout\);

-- Location: FF_X47_Y29_N7
\x_reg[9][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-5]~q\);

-- Location: LCCOMB_X38_Y29_N16
\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~24_combout\ = ((\x_reg[1][-5]~q\ $ (\x_reg[9][-5]~q\ $ (!\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\ = CARRY((\x_reg[1][-5]~q\ & ((\x_reg[9][-5]~q\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\))) # (!\x_reg[1][-5]~q\ & (\x_reg[9][-5]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-5]~q\,
	datab => \x_reg[9][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~23\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\);

-- Location: FF_X38_Y29_N17
\g_radix4_1:1:u_radix4_1|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\);

-- Location: IOIBUF_X0_Y29_N8
\x[13][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-5),
	o => \x[13][-5]~input_o\);

-- Location: LCCOMB_X42_Y29_N16
\x_reg[13][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-5]~feeder_combout\ = \x[13][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-5]~input_o\,
	combout => \x_reg[13][-5]~feeder_combout\);

-- Location: FF_X42_Y29_N17
\x_reg[13][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-5]~q\);

-- Location: IOIBUF_X78_Y43_N1
\x[5][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-5),
	o => \x[5][-5]~input_o\);

-- Location: LCCOMB_X43_Y31_N30
\x_reg[5][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-5]~feeder_combout\ = \x[5][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[5][-5]~input_o\,
	combout => \x_reg[5][-5]~feeder_combout\);

-- Location: FF_X43_Y31_N31
\x_reg[5][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-5]~q\);

-- Location: LCCOMB_X43_Y29_N14
\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~24_combout\ = ((\x_reg[13][-5]~q\ $ (\x_reg[5][-5]~q\ $ (!\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\ = CARRY((\x_reg[13][-5]~q\ & ((\x_reg[5][-5]~q\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\))) # (!\x_reg[13][-5]~q\ & (\x_reg[5][-5]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-5]~q\,
	datab => \x_reg[5][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~23\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\);

-- Location: FF_X43_Y29_N15
\g_radix4_1:1:u_radix4_1|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\);

-- Location: LCCOMB_X37_Y25_N14
\ar_sync[1][-7]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-7]~165_combout\ = (\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & (\ar_sync[1][-8]~158\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & (!\ar_sync[1][-8]~158\)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & (!\ar_sync[1][-8]~158\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & ((\ar_sync[1][-8]~158\) # (GND)))))
-- \ar_sync[1][-7]~166\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & !\ar_sync[1][-8]~158\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & ((!\ar_sync[1][-8]~158\) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[1][-8]~158\,
	combout => \ar_sync[1][-7]~165_combout\,
	cout => \ar_sync[1][-7]~166\);

-- Location: FF_X37_Y25_N15
\ar_sync[1][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-7]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-7]~q\);

-- Location: LCCOMB_X37_Y21_N6
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ = \ar_sync[1][-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[1][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\);

-- Location: FF_X37_Y21_N7
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X37_Y21_N30
\br_latched[1][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-7]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\,
	combout => \br_latched[1][-7]~feeder_combout\);

-- Location: FF_X37_Y21_N31
\br_latched[1][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-7]~q\);

-- Location: IOIBUF_X78_Y44_N1
\x[3][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-5),
	o => \x[3][-5]~input_o\);

-- Location: LCCOMB_X43_Y24_N2
\x_reg[3][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-5]~feeder_combout\ = \x[3][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[3][-5]~input_o\,
	combout => \x_reg[3][-5]~feeder_combout\);

-- Location: FF_X43_Y24_N3
\x_reg[3][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-5]~q\);

-- Location: IOIBUF_X38_Y0_N29
\x[11][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-5),
	o => \x[11][-5]~input_o\);

-- Location: LCCOMB_X42_Y24_N0
\x_reg[11][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-5]~feeder_combout\ = \x[11][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[11][-5]~input_o\,
	combout => \x_reg[11][-5]~feeder_combout\);

-- Location: FF_X42_Y24_N1
\x_reg[11][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-5]~q\);

-- Location: LCCOMB_X41_Y24_N14
\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~24_combout\ = ((\x_reg[3][-5]~q\ $ (\x_reg[11][-5]~q\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\ = CARRY((\x_reg[3][-5]~q\ & ((\x_reg[11][-5]~q\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\))) # (!\x_reg[3][-5]~q\ & (\x_reg[11][-5]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-5]~q\,
	datab => \x_reg[11][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~23\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\);

-- Location: FF_X41_Y24_N15
\g_radix4_1:3:u_radix4_1|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\);

-- Location: IOIBUF_X29_Y39_N1
\x[7][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-5),
	o => \x[7][-5]~input_o\);

-- Location: LCCOMB_X37_Y27_N16
\x_reg[7][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-5]~feeder_combout\ = \x[7][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[7][-5]~input_o\,
	combout => \x_reg[7][-5]~feeder_combout\);

-- Location: FF_X37_Y27_N17
\x_reg[7][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-5]~q\);

-- Location: IOIBUF_X16_Y0_N1
\x[15][-5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-5),
	o => \x[15][-5]~input_o\);

-- Location: LCCOMB_X39_Y23_N28
\x_reg[15][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-5]~feeder_combout\ = \x[15][-5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-5]~input_o\,
	combout => \x_reg[15][-5]~feeder_combout\);

-- Location: FF_X39_Y23_N29
\x_reg[15][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-5]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-5]~q\);

-- Location: LCCOMB_X37_Y23_N16
\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~24_combout\ = ((\x_reg[7][-5]~q\ $ (\x_reg[15][-5]~q\ $ (!\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\ = CARRY((\x_reg[7][-5]~q\ & ((\x_reg[15][-5]~q\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\))) # (!\x_reg[7][-5]~q\ & (\x_reg[15][-5]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-5]~q\,
	datab => \x_reg[15][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~23\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\);

-- Location: FF_X37_Y23_N17
\g_radix4_1:3:u_radix4_1|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\);

-- Location: LCCOMB_X38_Y21_N10
\ar_sync[3][-7]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-7]~167_combout\ = (\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & (\ar_sync[3][-8]~160\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & (!\ar_sync[3][-8]~160\)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & (!\ar_sync[3][-8]~160\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & ((\ar_sync[3][-8]~160\) # (GND)))))
-- \ar_sync[3][-7]~168\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & !\ar_sync[3][-8]~160\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & ((!\ar_sync[3][-8]~160\) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[3][-8]~160\,
	combout => \ar_sync[3][-7]~167_combout\,
	cout => \ar_sync[3][-7]~168\);

-- Location: FF_X38_Y21_N11
\ar_sync[3][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-7]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-7]~q\);

-- Location: LCCOMB_X39_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\ = \ar_sync[3][-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\);

-- Location: FF_X39_Y21_N11
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X39_Y21_N28
\br_latched[3][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-7]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-7]~q\,
	combout => \br_latched[3][-7]~feeder_combout\);

-- Location: FF_X39_Y21_N29
\br_latched[3][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-7]~q\);

-- Location: LCCOMB_X30_Y19_N12
\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~20_combout\ = ((\br_latched[1][-7]~q\ $ (\br_latched[3][-7]~q\ $ (!\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\ = CARRY((\br_latched[1][-7]~q\ & ((\br_latched[3][-7]~q\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\))) # (!\br_latched[1][-7]~q\ & (\br_latched[3][-7]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-7]~q\,
	datab => \br_latched[3][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~19\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\);

-- Location: FF_X30_Y19_N13
\g_radix4_2:0:u_radix4_2|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\);

-- Location: LCCOMB_X29_Y23_N6
\yr_sync[8][-9]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-9]~102_combout\ = (\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & (!\yr_sync[8][-10]~101\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & (\yr_sync[8][-10]~101\ & VCC)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & ((\yr_sync[8][-10]~101\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & (!\yr_sync[8][-10]~101\))))
-- \yr_sync[8][-9]~103\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & !\yr_sync[8][-10]~101\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\) # 
-- (!\yr_sync[8][-10]~101\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[8][-10]~101\,
	combout => \yr_sync[8][-9]~102_combout\,
	cout => \yr_sync[8][-9]~103\);

-- Location: IOIBUF_X34_Y39_N22
\x[13][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-4),
	o => \x[13][-4]~input_o\);

-- Location: LCCOMB_X42_Y31_N22
\x_reg[13][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-4]~feeder_combout\ = \x[13][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-4]~input_o\,
	combout => \x_reg[13][-4]~feeder_combout\);

-- Location: FF_X42_Y31_N23
\x_reg[13][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-4]~q\);

-- Location: IOIBUF_X78_Y31_N15
\x[5][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-4),
	o => \x[5][-4]~input_o\);

-- Location: FF_X43_Y31_N3
\x_reg[5][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[5][-4]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-4]~q\);

-- Location: LCCOMB_X43_Y29_N16
\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~26_combout\ = (\x_reg[13][-4]~q\ & ((\x_reg[5][-4]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\ & VCC)) # (!\x_reg[5][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\)))) # (!\x_reg[13][-4]~q\ & 
-- ((\x_reg[5][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[5][-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\ = CARRY((\x_reg[13][-4]~q\ & (!\x_reg[5][-4]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[13][-4]~q\ & ((!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\) # (!\x_reg[5][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-4]~q\,
	datab => \x_reg[5][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~25\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\);

-- Location: FF_X43_Y29_N17
\g_radix4_1:1:u_radix4_1|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\);

-- Location: IOIBUF_X46_Y54_N15
\x[9][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-4),
	o => \x[9][-4]~input_o\);

-- Location: LCCOMB_X42_Y29_N20
\x_reg[9][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-4]~feeder_combout\ = \x[9][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[9][-4]~input_o\,
	combout => \x_reg[9][-4]~feeder_combout\);

-- Location: FF_X42_Y29_N21
\x_reg[9][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-4]~q\);

-- Location: IOIBUF_X66_Y54_N29
\x[1][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-4),
	o => \x[1][-4]~input_o\);

-- Location: LCCOMB_X42_Y29_N14
\x_reg[1][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-4]~feeder_combout\ = \x[1][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[1][-4]~input_o\,
	combout => \x_reg[1][-4]~feeder_combout\);

-- Location: FF_X42_Y29_N15
\x_reg[1][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-4]~q\);

-- Location: LCCOMB_X38_Y29_N18
\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~26_combout\ = (\x_reg[9][-4]~q\ & ((\x_reg[1][-4]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\ & VCC)) # (!\x_reg[1][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\)))) # (!\x_reg[9][-4]~q\ & 
-- ((\x_reg[1][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[1][-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\ = CARRY((\x_reg[9][-4]~q\ & (!\x_reg[1][-4]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[9][-4]~q\ & ((!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\) # (!\x_reg[1][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-4]~q\,
	datab => \x_reg[1][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~25\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\);

-- Location: FF_X38_Y29_N19
\g_radix4_1:1:u_radix4_1|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\);

-- Location: LCCOMB_X37_Y25_N16
\ar_sync[1][-6]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-6]~173_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\ $ (!\ar_sync[1][-7]~166\)))) # (GND)
-- \ar_sync[1][-6]~174\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\) # (!\ar_sync[1][-7]~166\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\ & 
-- !\ar_sync[1][-7]~166\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[1][-7]~166\,
	combout => \ar_sync[1][-6]~173_combout\,
	cout => \ar_sync[1][-6]~174\);

-- Location: FF_X37_Y25_N17
\ar_sync[1][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-6]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-6]~q\);

-- Location: LCCOMB_X36_Y21_N10
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\ = \ar_sync[1][-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\);

-- Location: FF_X36_Y21_N11
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X36_Y21_N22
\br_latched[1][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-6]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\,
	combout => \br_latched[1][-6]~feeder_combout\);

-- Location: FF_X36_Y21_N23
\br_latched[1][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-6]~q\);

-- Location: IOIBUF_X0_Y16_N15
\x[15][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-4),
	o => \x[15][-4]~input_o\);

-- Location: LCCOMB_X43_Y23_N22
\x_reg[15][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-4]~feeder_combout\ = \x[15][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[15][-4]~input_o\,
	combout => \x_reg[15][-4]~feeder_combout\);

-- Location: FF_X43_Y23_N23
\x_reg[15][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-4]~q\);

-- Location: IOIBUF_X29_Y39_N8
\x[7][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-4),
	o => \x[7][-4]~input_o\);

-- Location: LCCOMB_X37_Y27_N10
\x_reg[7][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-4]~feeder_combout\ = \x[7][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[7][-4]~input_o\,
	combout => \x_reg[7][-4]~feeder_combout\);

-- Location: FF_X37_Y27_N11
\x_reg[7][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-4]~q\);

-- Location: LCCOMB_X37_Y23_N18
\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~26_combout\ = (\x_reg[15][-4]~q\ & ((\x_reg[7][-4]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\ & VCC)) # (!\x_reg[7][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\)))) # (!\x_reg[15][-4]~q\ & 
-- ((\x_reg[7][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[7][-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\ = CARRY((\x_reg[15][-4]~q\ & (!\x_reg[7][-4]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[15][-4]~q\ & ((!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\) # (!\x_reg[7][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-4]~q\,
	datab => \x_reg[7][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~25\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\);

-- Location: FF_X37_Y23_N19
\g_radix4_1:3:u_radix4_1|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\);

-- Location: IOIBUF_X31_Y0_N1
\x[11][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-4),
	o => \x[11][-4]~input_o\);

-- Location: LCCOMB_X43_Y24_N12
\x_reg[11][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-4]~feeder_combout\ = \x[11][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[11][-4]~input_o\,
	combout => \x_reg[11][-4]~feeder_combout\);

-- Location: FF_X43_Y24_N13
\x_reg[11][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-4]~q\);

-- Location: IOIBUF_X60_Y54_N1
\x[3][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-4),
	o => \x[3][-4]~input_o\);

-- Location: LCCOMB_X42_Y31_N16
\x_reg[3][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-4]~feeder_combout\ = \x[3][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-4]~input_o\,
	combout => \x_reg[3][-4]~feeder_combout\);

-- Location: FF_X42_Y31_N17
\x_reg[3][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-4]~q\);

-- Location: LCCOMB_X41_Y24_N16
\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~26_combout\ = (\x_reg[11][-4]~q\ & ((\x_reg[3][-4]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\ & VCC)) # (!\x_reg[3][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\)))) # (!\x_reg[11][-4]~q\ & 
-- ((\x_reg[3][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[3][-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\ = CARRY((\x_reg[11][-4]~q\ & (!\x_reg[3][-4]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[11][-4]~q\ & ((!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\) # (!\x_reg[3][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-4]~q\,
	datab => \x_reg[3][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~25\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\);

-- Location: FF_X41_Y24_N17
\g_radix4_1:3:u_radix4_1|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\);

-- Location: LCCOMB_X38_Y21_N12
\ar_sync[3][-6]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-6]~175_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\ $ (!\ar_sync[3][-7]~168\)))) # (GND)
-- \ar_sync[3][-6]~176\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\) # (!\ar_sync[3][-7]~168\))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\ & 
-- !\ar_sync[3][-7]~168\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[3][-7]~168\,
	combout => \ar_sync[3][-6]~175_combout\,
	cout => \ar_sync[3][-6]~176\);

-- Location: FF_X38_Y21_N13
\ar_sync[3][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-6]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-6]~q\);

-- Location: LCCOMB_X39_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\ = \ar_sync[3][-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\);

-- Location: FF_X39_Y21_N25
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X38_Y21_N26
\br_latched[3][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-6]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\,
	combout => \br_latched[3][-6]~feeder_combout\);

-- Location: FF_X38_Y21_N27
\br_latched[3][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-6]~q\);

-- Location: LCCOMB_X30_Y19_N14
\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~22_combout\ = (\br_latched[1][-6]~q\ & ((\br_latched[3][-6]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\ & VCC)) # (!\br_latched[3][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\)))) # 
-- (!\br_latched[1][-6]~q\ & ((\br_latched[3][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[3][-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\ = CARRY((\br_latched[1][-6]~q\ & (!\br_latched[3][-6]~q\ & !\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[1][-6]~q\ & ((!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\) # 
-- (!\br_latched[3][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-6]~q\,
	datab => \br_latched[3][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~21\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\);

-- Location: FF_X30_Y19_N15
\g_radix4_2:0:u_radix4_2|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\);

-- Location: IOIBUF_X58_Y54_N29
\x[10][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-4),
	o => \x[10][-4]~input_o\);

-- Location: LCCOMB_X42_Y29_N28
\x_reg[10][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-4]~feeder_combout\ = \x[10][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-4]~input_o\,
	combout => \x_reg[10][-4]~feeder_combout\);

-- Location: FF_X42_Y29_N29
\x_reg[10][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-4]~q\);

-- Location: IOIBUF_X0_Y36_N1
\x[2][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-4),
	o => \x[2][-4]~input_o\);

-- Location: LCCOMB_X42_Y29_N18
\x_reg[2][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-4]~feeder_combout\ = \x[2][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-4]~input_o\,
	combout => \x_reg[2][-4]~feeder_combout\);

-- Location: FF_X42_Y29_N19
\x_reg[2][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-4]~q\);

-- Location: LCCOMB_X43_Y26_N20
\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~26_combout\ = (\x_reg[10][-4]~q\ & ((\x_reg[2][-4]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\ & VCC)) # (!\x_reg[2][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\)))) # (!\x_reg[10][-4]~q\ & 
-- ((\x_reg[2][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[2][-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\ = CARRY((\x_reg[10][-4]~q\ & (!\x_reg[2][-4]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[10][-4]~q\ & ((!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\) # (!\x_reg[2][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-4]~q\,
	datab => \x_reg[2][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~25\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\);

-- Location: FF_X43_Y26_N21
\g_radix4_1:2:u_radix4_1|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\);

-- Location: IOIBUF_X54_Y54_N1
\x[14][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-4),
	o => \x[14][-4]~input_o\);

-- Location: LCCOMB_X46_Y27_N2
\x_reg[14][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-4]~feeder_combout\ = \x[14][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][-4]~input_o\,
	combout => \x_reg[14][-4]~feeder_combout\);

-- Location: FF_X46_Y27_N3
\x_reg[14][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-4]~q\);

-- Location: IOIBUF_X78_Y41_N15
\x[6][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-4),
	o => \x[6][-4]~input_o\);

-- Location: LCCOMB_X46_Y31_N20
\x_reg[6][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-4]~feeder_combout\ = \x[6][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[6][-4]~input_o\,
	combout => \x_reg[6][-4]~feeder_combout\);

-- Location: FF_X46_Y31_N21
\x_reg[6][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-4]~q\);

-- Location: LCCOMB_X46_Y27_N18
\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~26_combout\ = (\x_reg[14][-4]~q\ & ((\x_reg[6][-4]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\ & VCC)) # (!\x_reg[6][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\)))) # (!\x_reg[14][-4]~q\ & 
-- ((\x_reg[6][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[6][-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\ = CARRY((\x_reg[14][-4]~q\ & (!\x_reg[6][-4]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[14][-4]~q\ & ((!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\) # (!\x_reg[6][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-4]~q\,
	datab => \x_reg[6][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~25\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\);

-- Location: FF_X46_Y27_N19
\g_radix4_1:2:u_radix4_1|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\);

-- Location: LCCOMB_X45_Y26_N14
\ar_sync[2][-6]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-6]~171_combout\ = ((\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\ $ (\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\ $ (!\ar_sync[2][-7]~164\)))) # (GND)
-- \ar_sync[2][-6]~172\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\) # (!\ar_sync[2][-7]~164\))) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\ & 
-- !\ar_sync[2][-7]~164\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[2][-7]~164\,
	combout => \ar_sync[2][-6]~171_combout\,
	cout => \ar_sync[2][-6]~172\);

-- Location: FF_X45_Y26_N15
\ar_sync[2][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-6]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-6]~q\);

-- Location: LCCOMB_X42_Y23_N30
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\ = \ar_sync[2][-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[2][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\);

-- Location: FF_X42_Y23_N31
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X42_Y23_N14
\br_latched[2][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-6]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\,
	combout => \br_latched[2][-6]~feeder_combout\);

-- Location: FF_X42_Y23_N15
\br_latched[2][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-6]~q\);

-- Location: IOIBUF_X78_Y30_N8
\x[8][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-4),
	o => \x[8][-4]~input_o\);

-- Location: LCCOMB_X70_Y27_N4
\x_reg[8][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-4]~feeder_combout\ = \x[8][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-4]~input_o\,
	combout => \x_reg[8][-4]~feeder_combout\);

-- Location: FF_X70_Y27_N5
\x_reg[8][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-4]~q\);

-- Location: IOIBUF_X78_Y35_N22
\x[0][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-4),
	o => \x[0][-4]~input_o\);

-- Location: LCCOMB_X70_Y27_N22
\x_reg[0][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-4]~feeder_combout\ = \x[0][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[0][-4]~input_o\,
	combout => \x_reg[0][-4]~feeder_combout\);

-- Location: FF_X70_Y27_N23
\x_reg[0][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-4]~q\);

-- Location: LCCOMB_X66_Y27_N20
\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~26_combout\ = (\x_reg[8][-4]~q\ & ((\x_reg[0][-4]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\ & VCC)) # (!\x_reg[0][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\)))) # (!\x_reg[8][-4]~q\ & 
-- ((\x_reg[0][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[0][-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\ = CARRY((\x_reg[8][-4]~q\ & (!\x_reg[0][-4]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\)) # (!\x_reg[8][-4]~q\ & ((!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\) # (!\x_reg[0][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-4]~q\,
	datab => \x_reg[0][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~25\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\);

-- Location: FF_X66_Y27_N21
\g_radix4_1:0:u_radix4_1|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\);

-- Location: IOIBUF_X78_Y24_N1
\x[4][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-4),
	o => \x[4][-4]~input_o\);

-- Location: LCCOMB_X74_Y26_N26
\x_reg[4][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-4]~feeder_combout\ = \x[4][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[4][-4]~input_o\,
	combout => \x_reg[4][-4]~feeder_combout\);

-- Location: FF_X74_Y26_N27
\x_reg[4][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-4]~q\);

-- Location: IOIBUF_X78_Y17_N15
\x[12][-4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-4),
	o => \x[12][-4]~input_o\);

-- Location: LCCOMB_X74_Y26_N20
\x_reg[12][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-4]~feeder_combout\ = \x[12][-4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[12][-4]~input_o\,
	combout => \x_reg[12][-4]~feeder_combout\);

-- Location: FF_X74_Y26_N21
\x_reg[12][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-4]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-4]~q\);

-- Location: LCCOMB_X72_Y26_N20
\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~26_combout\ = (\x_reg[4][-4]~q\ & ((\x_reg[12][-4]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\ & VCC)) # (!\x_reg[12][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\)))) # (!\x_reg[4][-4]~q\ & 
-- ((\x_reg[12][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[12][-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\ = CARRY((\x_reg[4][-4]~q\ & (!\x_reg[12][-4]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\)) # (!\x_reg[4][-4]~q\ & ((!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\) # (!\x_reg[12][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-4]~q\,
	datab => \x_reg[12][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~25\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\);

-- Location: FF_X72_Y26_N21
\g_radix4_1:0:u_radix4_1|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\);

-- Location: LCCOMB_X66_Y26_N12
\ar_sync[0][-6]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-6]~169_combout\ = ((\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\ $ (\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\ $ (!\ar_sync[0][-7]~162\)))) # (GND)
-- \ar_sync[0][-6]~170\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\) # (!\ar_sync[0][-7]~162\))) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\ & 
-- !\ar_sync[0][-7]~162\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[0][-7]~162\,
	combout => \ar_sync[0][-6]~169_combout\,
	cout => \ar_sync[0][-6]~170\);

-- Location: FF_X66_Y26_N13
\ar_sync[0][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-6]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-6]~q\);

-- Location: FF_X66_Y26_N1
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[0][-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X42_Y23_N16
\br_latched[0][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-6]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-6]~q\,
	combout => \br_latched[0][-6]~feeder_combout\);

-- Location: FF_X42_Y23_N17
\br_latched[0][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-6]~q\);

-- Location: LCCOMB_X30_Y23_N14
\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~22_combout\ = (\br_latched[2][-6]~q\ & ((\br_latched[0][-6]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\ & VCC)) # (!\br_latched[0][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\)))) # 
-- (!\br_latched[2][-6]~q\ & ((\br_latched[0][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\)) # (!\br_latched[0][-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\ = CARRY((\br_latched[2][-6]~q\ & (!\br_latched[0][-6]~q\ & !\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\)) # (!\br_latched[2][-6]~q\ & ((!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\) # 
-- (!\br_latched[0][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-6]~q\,
	datab => \br_latched[0][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~21\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\);

-- Location: FF_X30_Y23_N15
\g_radix4_2:0:u_radix4_2|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\);

-- Location: LCCOMB_X29_Y23_N8
\yr_sync[8][-8]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-8]~104_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\ $ (\yr_sync[8][-9]~103\)))) # (GND)
-- \yr_sync[8][-8]~105\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\ & !\yr_sync[8][-9]~103\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\) # 
-- (!\yr_sync[8][-9]~103\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[8][-9]~103\,
	combout => \yr_sync[8][-8]~104_combout\,
	cout => \yr_sync[8][-8]~105\);

-- Location: IOIBUF_X78_Y25_N8
\x[9][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-3),
	o => \x[9][-3]~input_o\);

-- Location: LCCOMB_X40_Y29_N30
\x_reg[9][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-3]~feeder_combout\ = \x[9][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[9][-3]~input_o\,
	combout => \x_reg[9][-3]~feeder_combout\);

-- Location: FF_X40_Y29_N31
\x_reg[9][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-3]~q\);

-- Location: IOIBUF_X78_Y29_N15
\x[1][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-3),
	o => \x[1][-3]~input_o\);

-- Location: LCCOMB_X42_Y29_N2
\x_reg[1][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-3]~feeder_combout\ = \x[1][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[1][-3]~input_o\,
	combout => \x_reg[1][-3]~feeder_combout\);

-- Location: FF_X42_Y29_N3
\x_reg[1][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-3]~q\);

-- Location: LCCOMB_X38_Y29_N20
\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~28_combout\ = ((\x_reg[9][-3]~q\ $ (\x_reg[1][-3]~q\ $ (!\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\ = CARRY((\x_reg[9][-3]~q\ & ((\x_reg[1][-3]~q\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\))) # (!\x_reg[9][-3]~q\ & (\x_reg[1][-3]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-3]~q\,
	datab => \x_reg[1][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~27\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\);

-- Location: FF_X38_Y29_N21
\g_radix4_1:1:u_radix4_1|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\);

-- Location: IOIBUF_X20_Y39_N1
\x[5][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-3),
	o => \x[5][-3]~input_o\);

-- Location: LCCOMB_X42_Y31_N14
\x_reg[5][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-3]~feeder_combout\ = \x[5][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[5][-3]~input_o\,
	combout => \x_reg[5][-3]~feeder_combout\);

-- Location: FF_X42_Y31_N15
\x_reg[5][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-3]~q\);

-- Location: IOIBUF_X29_Y39_N15
\x[13][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-3),
	o => \x[13][-3]~input_o\);

-- Location: LCCOMB_X36_Y31_N24
\x_reg[13][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-3]~feeder_combout\ = \x[13][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-3]~input_o\,
	combout => \x_reg[13][-3]~feeder_combout\);

-- Location: FF_X36_Y31_N25
\x_reg[13][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-3]~q\);

-- Location: LCCOMB_X43_Y29_N18
\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~28_combout\ = ((\x_reg[5][-3]~q\ $ (\x_reg[13][-3]~q\ $ (!\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\ = CARRY((\x_reg[5][-3]~q\ & ((\x_reg[13][-3]~q\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\))) # (!\x_reg[5][-3]~q\ & (\x_reg[13][-3]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-3]~q\,
	datab => \x_reg[13][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~27\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\);

-- Location: FF_X43_Y29_N19
\g_radix4_1:1:u_radix4_1|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\);

-- Location: LCCOMB_X37_Y25_N18
\ar_sync[1][-5]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-5]~181_combout\ = (\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & (\ar_sync[1][-6]~174\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & (!\ar_sync[1][-6]~174\)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & (!\ar_sync[1][-6]~174\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & ((\ar_sync[1][-6]~174\) # (GND)))))
-- \ar_sync[1][-5]~182\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & !\ar_sync[1][-6]~174\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & ((!\ar_sync[1][-6]~174\) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[1][-6]~174\,
	combout => \ar_sync[1][-5]~181_combout\,
	cout => \ar_sync[1][-5]~182\);

-- Location: FF_X37_Y25_N19
\ar_sync[1][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-5]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-5]~q\);

-- Location: LCCOMB_X36_Y21_N28
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\ = \ar_sync[1][-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\);

-- Location: FF_X36_Y21_N29
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X36_Y21_N4
\br_latched[1][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-5]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\,
	combout => \br_latched[1][-5]~feeder_combout\);

-- Location: FF_X36_Y21_N5
\br_latched[1][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-5]~q\);

-- Location: IOIBUF_X24_Y39_N29
\x[7][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-3),
	o => \x[7][-3]~input_o\);

-- Location: LCCOMB_X39_Y23_N30
\x_reg[7][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-3]~feeder_combout\ = \x[7][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[7][-3]~input_o\,
	combout => \x_reg[7][-3]~feeder_combout\);

-- Location: FF_X39_Y23_N31
\x_reg[7][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-3]~q\);

-- Location: IOIBUF_X40_Y0_N8
\x[15][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-3),
	o => \x[15][-3]~input_o\);

-- Location: LCCOMB_X43_Y23_N8
\x_reg[15][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-3]~feeder_combout\ = \x[15][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[15][-3]~input_o\,
	combout => \x_reg[15][-3]~feeder_combout\);

-- Location: FF_X43_Y23_N9
\x_reg[15][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-3]~q\);

-- Location: LCCOMB_X37_Y23_N20
\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~28_combout\ = ((\x_reg[7][-3]~q\ $ (\x_reg[15][-3]~q\ $ (!\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\ = CARRY((\x_reg[7][-3]~q\ & ((\x_reg[15][-3]~q\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\))) # (!\x_reg[7][-3]~q\ & (\x_reg[15][-3]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-3]~q\,
	datab => \x_reg[15][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~27\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\);

-- Location: FF_X37_Y23_N21
\g_radix4_1:3:u_radix4_1|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\);

-- Location: IOIBUF_X22_Y39_N15
\x[3][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-3),
	o => \x[3][-3]~input_o\);

-- Location: FF_X42_Y24_N5
\x_reg[3][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[3][-3]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-3]~q\);

-- Location: IOIBUF_X66_Y54_N22
\x[11][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-3),
	o => \x[11][-3]~input_o\);

-- Location: LCCOMB_X43_Y24_N18
\x_reg[11][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-3]~feeder_combout\ = \x[11][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[11][-3]~input_o\,
	combout => \x_reg[11][-3]~feeder_combout\);

-- Location: FF_X43_Y24_N19
\x_reg[11][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-3]~q\);

-- Location: LCCOMB_X41_Y24_N18
\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~28_combout\ = ((\x_reg[3][-3]~q\ $ (\x_reg[11][-3]~q\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\ = CARRY((\x_reg[3][-3]~q\ & ((\x_reg[11][-3]~q\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\))) # (!\x_reg[3][-3]~q\ & (\x_reg[11][-3]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-3]~q\,
	datab => \x_reg[11][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~27\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\);

-- Location: FF_X41_Y24_N19
\g_radix4_1:3:u_radix4_1|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\);

-- Location: LCCOMB_X38_Y21_N14
\ar_sync[3][-5]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-5]~183_combout\ = (\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & (\ar_sync[3][-6]~176\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[3][-6]~176\)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[3][-6]~176\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & ((\ar_sync[3][-6]~176\) # (GND)))))
-- \ar_sync[3][-5]~184\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & !\ar_sync[3][-6]~176\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & ((!\ar_sync[3][-6]~176\) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[3][-6]~176\,
	combout => \ar_sync[3][-5]~183_combout\,
	cout => \ar_sync[3][-5]~184\);

-- Location: FF_X38_Y21_N15
\ar_sync[3][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-5]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-5]~q\);

-- Location: LCCOMB_X39_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\ = \ar_sync[3][-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\);

-- Location: FF_X39_Y21_N19
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X39_Y21_N6
\br_latched[3][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-5]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\,
	combout => \br_latched[3][-5]~feeder_combout\);

-- Location: FF_X39_Y21_N7
\br_latched[3][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-5]~q\);

-- Location: LCCOMB_X30_Y19_N16
\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~24_combout\ = ((\br_latched[1][-5]~q\ $ (\br_latched[3][-5]~q\ $ (!\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\ = CARRY((\br_latched[1][-5]~q\ & ((\br_latched[3][-5]~q\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\))) # (!\br_latched[1][-5]~q\ & (\br_latched[3][-5]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-5]~q\,
	datab => \br_latched[3][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~23\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\);

-- Location: FF_X30_Y19_N17
\g_radix4_2:0:u_radix4_2|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\);

-- Location: IOIBUF_X78_Y29_N1
\x[4][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-3),
	o => \x[4][-3]~input_o\);

-- Location: LCCOMB_X74_Y26_N22
\x_reg[4][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-3]~feeder_combout\ = \x[4][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[4][-3]~input_o\,
	combout => \x_reg[4][-3]~feeder_combout\);

-- Location: FF_X74_Y26_N23
\x_reg[4][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-3]~q\);

-- Location: IOIBUF_X78_Y21_N1
\x[12][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-3),
	o => \x[12][-3]~input_o\);

-- Location: LCCOMB_X72_Y26_N0
\x_reg[12][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-3]~feeder_combout\ = \x[12][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[12][-3]~input_o\,
	combout => \x_reg[12][-3]~feeder_combout\);

-- Location: FF_X72_Y26_N1
\x_reg[12][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-3]~q\);

-- Location: LCCOMB_X72_Y26_N22
\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~28_combout\ = ((\x_reg[4][-3]~q\ $ (\x_reg[12][-3]~q\ $ (!\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\ = CARRY((\x_reg[4][-3]~q\ & ((\x_reg[12][-3]~q\) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\))) # (!\x_reg[4][-3]~q\ & (\x_reg[12][-3]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-3]~q\,
	datab => \x_reg[12][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~27\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\);

-- Location: FF_X72_Y26_N23
\g_radix4_1:0:u_radix4_1|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\);

-- Location: IOIBUF_X78_Y35_N15
\x[0][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-3),
	o => \x[0][-3]~input_o\);

-- Location: LCCOMB_X70_Y27_N18
\x_reg[0][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-3]~feeder_combout\ = \x[0][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[0][-3]~input_o\,
	combout => \x_reg[0][-3]~feeder_combout\);

-- Location: FF_X70_Y27_N19
\x_reg[0][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-3]~q\);

-- Location: IOIBUF_X78_Y40_N8
\x[8][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-3),
	o => \x[8][-3]~input_o\);

-- Location: LCCOMB_X70_Y27_N28
\x_reg[8][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-3]~feeder_combout\ = \x[8][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-3]~input_o\,
	combout => \x_reg[8][-3]~feeder_combout\);

-- Location: FF_X70_Y27_N29
\x_reg[8][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-3]~q\);

-- Location: LCCOMB_X66_Y27_N22
\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~28_combout\ = ((\x_reg[0][-3]~q\ $ (\x_reg[8][-3]~q\ $ (!\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\ = CARRY((\x_reg[0][-3]~q\ & ((\x_reg[8][-3]~q\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\))) # (!\x_reg[0][-3]~q\ & (\x_reg[8][-3]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-3]~q\,
	datab => \x_reg[8][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~27\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\);

-- Location: FF_X66_Y27_N23
\g_radix4_1:0:u_radix4_1|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\);

-- Location: LCCOMB_X66_Y26_N14
\ar_sync[0][-5]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-5]~177_combout\ = (\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & (\ar_sync[0][-6]~170\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[0][-6]~170\)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[0][-6]~170\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & ((\ar_sync[0][-6]~170\) # (GND)))))
-- \ar_sync[0][-5]~178\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & !\ar_sync[0][-6]~170\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & ((!\ar_sync[0][-6]~170\) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[0][-6]~170\,
	combout => \ar_sync[0][-5]~177_combout\,
	cout => \ar_sync[0][-5]~178\);

-- Location: FF_X66_Y26_N15
\ar_sync[0][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-5]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-5]~q\);

-- Location: LCCOMB_X44_Y26_N10
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\ = \ar_sync[0][-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][-5]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\);

-- Location: FF_X44_Y26_N11
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X40_Y23_N16
\br_latched[0][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-5]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\,
	combout => \br_latched[0][-5]~feeder_combout\);

-- Location: FF_X40_Y23_N17
\br_latched[0][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-5]~q\);

-- Location: IOIBUF_X29_Y0_N1
\x[6][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-3),
	o => \x[6][-3]~input_o\);

-- Location: LCCOMB_X36_Y27_N12
\x_reg[6][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-3]~feeder_combout\ = \x[6][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][-3]~input_o\,
	combout => \x_reg[6][-3]~feeder_combout\);

-- Location: FF_X36_Y27_N13
\x_reg[6][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-3]~q\);

-- Location: IOIBUF_X29_Y0_N22
\x[14][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-3),
	o => \x[14][-3]~input_o\);

-- Location: LCCOMB_X36_Y27_N26
\x_reg[14][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-3]~feeder_combout\ = \x[14][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][-3]~input_o\,
	combout => \x_reg[14][-3]~feeder_combout\);

-- Location: FF_X36_Y27_N27
\x_reg[14][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-3]~q\);

-- Location: LCCOMB_X46_Y27_N20
\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~28_combout\ = ((\x_reg[6][-3]~q\ $ (\x_reg[14][-3]~q\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\ = CARRY((\x_reg[6][-3]~q\ & ((\x_reg[14][-3]~q\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\))) # (!\x_reg[6][-3]~q\ & (\x_reg[14][-3]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-3]~q\,
	datab => \x_reg[14][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~27\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\);

-- Location: FF_X46_Y27_N21
\g_radix4_1:2:u_radix4_1|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\);

-- Location: IOIBUF_X18_Y0_N29
\x[10][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-3),
	o => \x[10][-3]~input_o\);

-- Location: LCCOMB_X42_Y26_N2
\x_reg[10][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-3]~feeder_combout\ = \x[10][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[10][-3]~input_o\,
	combout => \x_reg[10][-3]~feeder_combout\);

-- Location: FF_X42_Y26_N3
\x_reg[10][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-3]~q\);

-- Location: IOIBUF_X0_Y25_N8
\x[2][-3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-3),
	o => \x[2][-3]~input_o\);

-- Location: LCCOMB_X42_Y25_N0
\x_reg[2][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-3]~feeder_combout\ = \x[2][-3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-3]~input_o\,
	combout => \x_reg[2][-3]~feeder_combout\);

-- Location: FF_X42_Y25_N1
\x_reg[2][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-3]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-3]~q\);

-- Location: LCCOMB_X43_Y26_N22
\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~28_combout\ = ((\x_reg[10][-3]~q\ $ (\x_reg[2][-3]~q\ $ (!\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\ = CARRY((\x_reg[10][-3]~q\ & ((\x_reg[2][-3]~q\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\))) # (!\x_reg[10][-3]~q\ & (\x_reg[2][-3]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-3]~q\,
	datab => \x_reg[2][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~27\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\);

-- Location: FF_X43_Y26_N23
\g_radix4_1:2:u_radix4_1|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\);

-- Location: LCCOMB_X45_Y26_N16
\ar_sync[2][-5]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-5]~179_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & (\ar_sync[2][-6]~172\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[2][-6]~172\)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[2][-6]~172\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & ((\ar_sync[2][-6]~172\) # (GND)))))
-- \ar_sync[2][-5]~180\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & !\ar_sync[2][-6]~172\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & ((!\ar_sync[2][-6]~172\) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[2][-6]~172\,
	combout => \ar_sync[2][-5]~179_combout\,
	cout => \ar_sync[2][-5]~180\);

-- Location: FF_X45_Y26_N17
\ar_sync[2][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-5]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-5]~q\);

-- Location: FF_X45_Y26_N3
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[2][-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\);

-- Location: FF_X41_Y23_N3
\br_latched[2][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-5]~q\);

-- Location: LCCOMB_X30_Y23_N16
\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~24_combout\ = ((\br_latched[0][-5]~q\ $ (\br_latched[2][-5]~q\ $ (!\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\ = CARRY((\br_latched[0][-5]~q\ & ((\br_latched[2][-5]~q\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\))) # (!\br_latched[0][-5]~q\ & (\br_latched[2][-5]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-5]~q\,
	datab => \br_latched[2][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~23\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\);

-- Location: FF_X30_Y23_N17
\g_radix4_2:0:u_radix4_2|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\);

-- Location: LCCOMB_X29_Y23_N10
\yr_sync[8][-7]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-7]~106_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & (!\yr_sync[8][-8]~105\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & ((\yr_sync[8][-8]~105\) # (GND))))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & (\yr_sync[8][-8]~105\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & (!\yr_sync[8][-8]~105\))))
-- \yr_sync[8][-7]~107\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & ((!\yr_sync[8][-8]~105\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & 
-- !\yr_sync[8][-8]~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \yr_sync[8][-8]~105\,
	combout => \yr_sync[8][-7]~106_combout\,
	cout => \yr_sync[8][-7]~107\);

-- Location: IOIBUF_X34_Y39_N1
\x[5][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-2),
	o => \x[5][-2]~input_o\);

-- Location: LCCOMB_X42_Y31_N20
\x_reg[5][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-2]~feeder_combout\ = \x[5][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[5][-2]~input_o\,
	combout => \x_reg[5][-2]~feeder_combout\);

-- Location: FF_X42_Y31_N21
\x_reg[5][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-2]~q\);

-- Location: IOIBUF_X0_Y35_N22
\x[13][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-2),
	o => \x[13][-2]~input_o\);

-- Location: LCCOMB_X42_Y31_N6
\x_reg[13][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-2]~feeder_combout\ = \x[13][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][-2]~input_o\,
	combout => \x_reg[13][-2]~feeder_combout\);

-- Location: FF_X42_Y31_N7
\x_reg[13][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-2]~q\);

-- Location: LCCOMB_X43_Y29_N20
\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~30_combout\ = (\x_reg[5][-2]~q\ & ((\x_reg[13][-2]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\ & VCC)) # (!\x_reg[13][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\)))) # (!\x_reg[5][-2]~q\ & 
-- ((\x_reg[13][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[13][-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\ = CARRY((\x_reg[5][-2]~q\ & (!\x_reg[13][-2]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[5][-2]~q\ & ((!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\) # (!\x_reg[13][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-2]~q\,
	datab => \x_reg[13][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~29\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\);

-- Location: FF_X43_Y29_N21
\g_radix4_1:1:u_radix4_1|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\);

-- Location: IOIBUF_X34_Y39_N29
\x[1][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-2),
	o => \x[1][-2]~input_o\);

-- Location: LCCOMB_X42_Y29_N4
\x_reg[1][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-2]~feeder_combout\ = \x[1][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[1][-2]~input_o\,
	combout => \x_reg[1][-2]~feeder_combout\);

-- Location: FF_X42_Y29_N5
\x_reg[1][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-2]~q\);

-- Location: IOIBUF_X78_Y36_N15
\x[9][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-2),
	o => \x[9][-2]~input_o\);

-- Location: LCCOMB_X42_Y29_N22
\x_reg[9][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-2]~feeder_combout\ = \x[9][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[9][-2]~input_o\,
	combout => \x_reg[9][-2]~feeder_combout\);

-- Location: FF_X42_Y29_N23
\x_reg[9][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-2]~q\);

-- Location: LCCOMB_X38_Y29_N22
\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~30_combout\ = (\x_reg[1][-2]~q\ & ((\x_reg[9][-2]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\ & VCC)) # (!\x_reg[9][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\)))) # (!\x_reg[1][-2]~q\ & 
-- ((\x_reg[9][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[9][-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\ = CARRY((\x_reg[1][-2]~q\ & (!\x_reg[9][-2]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[1][-2]~q\ & ((!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\) # (!\x_reg[9][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-2]~q\,
	datab => \x_reg[9][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~29\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\);

-- Location: FF_X38_Y29_N23
\g_radix4_1:1:u_radix4_1|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\);

-- Location: LCCOMB_X37_Y25_N20
\ar_sync[1][-4]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-4]~189_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\ $ (!\ar_sync[1][-5]~182\)))) # (GND)
-- \ar_sync[1][-4]~190\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\) # (!\ar_sync[1][-5]~182\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\ & 
-- !\ar_sync[1][-5]~182\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[1][-5]~182\,
	combout => \ar_sync[1][-4]~189_combout\,
	cout => \ar_sync[1][-4]~190\);

-- Location: FF_X37_Y25_N21
\ar_sync[1][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-4]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-4]~q\);

-- Location: LCCOMB_X36_Y21_N18
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ = \ar_sync[1][-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[1][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\);

-- Location: FF_X36_Y21_N19
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X36_Y21_N26
\br_latched[1][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-4]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\,
	combout => \br_latched[1][-4]~feeder_combout\);

-- Location: FF_X36_Y21_N27
\br_latched[1][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-4]~q\);

-- Location: IOIBUF_X49_Y54_N15
\x[11][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-2),
	o => \x[11][-2]~input_o\);

-- Location: LCCOMB_X43_Y24_N24
\x_reg[11][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-2]~feeder_combout\ = \x[11][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[11][-2]~input_o\,
	combout => \x_reg[11][-2]~feeder_combout\);

-- Location: FF_X43_Y24_N25
\x_reg[11][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-2]~q\);

-- Location: IOIBUF_X34_Y39_N15
\x[3][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-2),
	o => \x[3][-2]~input_o\);

-- Location: LCCOMB_X42_Y31_N8
\x_reg[3][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-2]~feeder_combout\ = \x[3][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-2]~input_o\,
	combout => \x_reg[3][-2]~feeder_combout\);

-- Location: FF_X42_Y31_N9
\x_reg[3][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-2]~q\);

-- Location: LCCOMB_X41_Y24_N20
\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~30_combout\ = (\x_reg[11][-2]~q\ & ((\x_reg[3][-2]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\ & VCC)) # (!\x_reg[3][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\)))) # (!\x_reg[11][-2]~q\ & 
-- ((\x_reg[3][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[3][-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\ = CARRY((\x_reg[11][-2]~q\ & (!\x_reg[3][-2]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[11][-2]~q\ & ((!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\) # (!\x_reg[3][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-2]~q\,
	datab => \x_reg[3][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~29\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\);

-- Location: FF_X41_Y24_N21
\g_radix4_1:3:u_radix4_1|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\);

-- Location: IOIBUF_X49_Y54_N1
\x[7][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-2),
	o => \x[7][-2]~input_o\);

-- Location: LCCOMB_X43_Y23_N30
\x_reg[7][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-2]~feeder_combout\ = \x[7][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[7][-2]~input_o\,
	combout => \x_reg[7][-2]~feeder_combout\);

-- Location: FF_X43_Y23_N31
\x_reg[7][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-2]~q\);

-- Location: IOIBUF_X24_Y39_N1
\x[15][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-2),
	o => \x[15][-2]~input_o\);

-- Location: LCCOMB_X37_Y24_N16
\x_reg[15][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-2]~feeder_combout\ = \x[15][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][-2]~input_o\,
	combout => \x_reg[15][-2]~feeder_combout\);

-- Location: FF_X37_Y24_N17
\x_reg[15][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-2]~q\);

-- Location: LCCOMB_X37_Y23_N22
\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~30_combout\ = (\x_reg[7][-2]~q\ & ((\x_reg[15][-2]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\ & VCC)) # (!\x_reg[15][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\)))) # (!\x_reg[7][-2]~q\ & 
-- ((\x_reg[15][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[15][-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\ = CARRY((\x_reg[7][-2]~q\ & (!\x_reg[15][-2]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[7][-2]~q\ & ((!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\) # (!\x_reg[15][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-2]~q\,
	datab => \x_reg[15][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~29\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\);

-- Location: FF_X37_Y23_N23
\g_radix4_1:3:u_radix4_1|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\);

-- Location: LCCOMB_X38_Y21_N16
\ar_sync[3][-4]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-4]~191_combout\ = ((\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\ $ (\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\ $ (!\ar_sync[3][-5]~184\)))) # (GND)
-- \ar_sync[3][-4]~192\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\) # (!\ar_sync[3][-5]~184\))) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\ & 
-- !\ar_sync[3][-5]~184\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[3][-5]~184\,
	combout => \ar_sync[3][-4]~191_combout\,
	cout => \ar_sync[3][-4]~192\);

-- Location: FF_X38_Y21_N17
\ar_sync[3][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-4]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-4]~q\);

-- Location: LCCOMB_X37_Y19_N28
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ = \ar_sync[3][-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[3][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\);

-- Location: FF_X37_Y19_N29
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X37_Y19_N4
\br_latched[3][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-4]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\,
	combout => \br_latched[3][-4]~feeder_combout\);

-- Location: FF_X37_Y19_N5
\br_latched[3][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-4]~q\);

-- Location: LCCOMB_X30_Y19_N18
\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~26_combout\ = (\br_latched[1][-4]~q\ & ((\br_latched[3][-4]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\ & VCC)) # (!\br_latched[3][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\)))) # 
-- (!\br_latched[1][-4]~q\ & ((\br_latched[3][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[3][-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\ = CARRY((\br_latched[1][-4]~q\ & (!\br_latched[3][-4]~q\ & !\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[1][-4]~q\ & ((!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\) # 
-- (!\br_latched[3][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-4]~q\,
	datab => \br_latched[3][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~25\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\);

-- Location: FF_X30_Y19_N19
\g_radix4_2:0:u_radix4_2|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\);

-- Location: IOIBUF_X31_Y0_N22
\x[2][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-2),
	o => \x[2][-2]~input_o\);

-- Location: FF_X39_Y26_N15
\x_reg[2][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[2][-2]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-2]~q\);

-- Location: IOIBUF_X0_Y34_N22
\x[10][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-2),
	o => \x[10][-2]~input_o\);

-- Location: FF_X42_Y26_N5
\x_reg[10][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[10][-2]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-2]~q\);

-- Location: LCCOMB_X43_Y26_N24
\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~30_combout\ = (\x_reg[2][-2]~q\ & ((\x_reg[10][-2]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\ & VCC)) # (!\x_reg[10][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\)))) # (!\x_reg[2][-2]~q\ & 
-- ((\x_reg[10][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[10][-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\ = CARRY((\x_reg[2][-2]~q\ & (!\x_reg[10][-2]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[2][-2]~q\ & ((!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\) # (!\x_reg[10][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-2]~q\,
	datab => \x_reg[10][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~29\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\);

-- Location: FF_X43_Y26_N25
\g_radix4_1:2:u_radix4_1|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\);

-- Location: IOIBUF_X0_Y30_N22
\x[6][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-2),
	o => \x[6][-2]~input_o\);

-- Location: LCCOMB_X36_Y27_N0
\x_reg[6][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-2]~feeder_combout\ = \x[6][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][-2]~input_o\,
	combout => \x_reg[6][-2]~feeder_combout\);

-- Location: FF_X36_Y27_N1
\x_reg[6][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-2]~q\);

-- Location: IOIBUF_X0_Y28_N1
\x[14][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-2),
	o => \x[14][-2]~input_o\);

-- Location: LCCOMB_X36_Y27_N2
\x_reg[14][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-2]~feeder_combout\ = \x[14][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][-2]~input_o\,
	combout => \x_reg[14][-2]~feeder_combout\);

-- Location: FF_X36_Y27_N3
\x_reg[14][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-2]~q\);

-- Location: LCCOMB_X46_Y27_N22
\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~30_combout\ = (\x_reg[6][-2]~q\ & ((\x_reg[14][-2]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\ & VCC)) # (!\x_reg[14][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\)))) # (!\x_reg[6][-2]~q\ & 
-- ((\x_reg[14][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[14][-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\ = CARRY((\x_reg[6][-2]~q\ & (!\x_reg[14][-2]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[6][-2]~q\ & ((!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\) # (!\x_reg[14][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-2]~q\,
	datab => \x_reg[14][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~29\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\);

-- Location: FF_X46_Y27_N23
\g_radix4_1:2:u_radix4_1|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\);

-- Location: LCCOMB_X45_Y26_N18
\ar_sync[2][-4]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-4]~187_combout\ = ((\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ $ (\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\ $ (!\ar_sync[2][-5]~180\)))) # (GND)
-- \ar_sync[2][-4]~188\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\) # (!\ar_sync[2][-5]~180\))) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\ & 
-- !\ar_sync[2][-5]~180\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[2][-5]~180\,
	combout => \ar_sync[2][-4]~187_combout\,
	cout => \ar_sync[2][-4]~188\);

-- Location: FF_X45_Y26_N19
\ar_sync[2][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-4]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-4]~q\);

-- Location: LCCOMB_X42_Y23_N28
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ = \ar_sync[2][-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\);

-- Location: FF_X42_Y23_N29
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X42_Y23_N10
\br_latched[2][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-4]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\,
	combout => \br_latched[2][-4]~feeder_combout\);

-- Location: FF_X42_Y23_N11
\br_latched[2][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-4]~q\);

-- Location: IOIBUF_X78_Y20_N15
\x[4][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-2),
	o => \x[4][-2]~input_o\);

-- Location: LCCOMB_X74_Y26_N24
\x_reg[4][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-2]~feeder_combout\ = \x[4][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[4][-2]~input_o\,
	combout => \x_reg[4][-2]~feeder_combout\);

-- Location: FF_X74_Y26_N25
\x_reg[4][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-2]~q\);

-- Location: IOIBUF_X78_Y34_N15
\x[12][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-2),
	o => \x[12][-2]~input_o\);

-- Location: LCCOMB_X74_Y26_N30
\x_reg[12][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-2]~feeder_combout\ = \x[12][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[12][-2]~input_o\,
	combout => \x_reg[12][-2]~feeder_combout\);

-- Location: FF_X74_Y26_N31
\x_reg[12][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-2]~q\);

-- Location: LCCOMB_X72_Y26_N24
\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~30_combout\ = (\x_reg[4][-2]~q\ & ((\x_reg[12][-2]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\ & VCC)) # (!\x_reg[12][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\)))) # (!\x_reg[4][-2]~q\ & 
-- ((\x_reg[12][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[12][-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\ = CARRY((\x_reg[4][-2]~q\ & (!\x_reg[12][-2]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\)) # (!\x_reg[4][-2]~q\ & ((!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\) # (!\x_reg[12][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-2]~q\,
	datab => \x_reg[12][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~29\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\);

-- Location: FF_X72_Y26_N25
\g_radix4_1:0:u_radix4_1|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\);

-- Location: IOIBUF_X78_Y30_N15
\x[0][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-2),
	o => \x[0][-2]~input_o\);

-- Location: LCCOMB_X70_Y27_N2
\x_reg[0][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-2]~feeder_combout\ = \x[0][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[0][-2]~input_o\,
	combout => \x_reg[0][-2]~feeder_combout\);

-- Location: FF_X70_Y27_N3
\x_reg[0][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-2]~q\);

-- Location: IOIBUF_X78_Y31_N1
\x[8][-2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-2),
	o => \x[8][-2]~input_o\);

-- Location: LCCOMB_X70_Y27_N8
\x_reg[8][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-2]~feeder_combout\ = \x[8][-2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[8][-2]~input_o\,
	combout => \x_reg[8][-2]~feeder_combout\);

-- Location: FF_X70_Y27_N9
\x_reg[8][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-2]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-2]~q\);

-- Location: LCCOMB_X66_Y27_N24
\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~30_combout\ = (\x_reg[0][-2]~q\ & ((\x_reg[8][-2]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\ & VCC)) # (!\x_reg[8][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\)))) # (!\x_reg[0][-2]~q\ & 
-- ((\x_reg[8][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[8][-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\ = CARRY((\x_reg[0][-2]~q\ & (!\x_reg[8][-2]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\)) # (!\x_reg[0][-2]~q\ & ((!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\) # (!\x_reg[8][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-2]~q\,
	datab => \x_reg[8][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~29\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\);

-- Location: FF_X66_Y27_N25
\g_radix4_1:0:u_radix4_1|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\);

-- Location: LCCOMB_X66_Y26_N16
\ar_sync[0][-4]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-4]~185_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\ $ (!\ar_sync[0][-5]~178\)))) # (GND)
-- \ar_sync[0][-4]~186\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\) # (!\ar_sync[0][-5]~178\))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\ & 
-- !\ar_sync[0][-5]~178\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[0][-5]~178\,
	combout => \ar_sync[0][-4]~185_combout\,
	cout => \ar_sync[0][-4]~186\);

-- Location: FF_X66_Y26_N17
\ar_sync[0][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-4]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-4]~q\);

-- Location: LCCOMB_X66_Y26_N28
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\ = \ar_sync[0][-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][-4]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\);

-- Location: FF_X66_Y26_N29
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X42_Y23_N8
\br_latched[0][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-4]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-4]~q\,
	combout => \br_latched[0][-4]~feeder_combout\);

-- Location: FF_X42_Y23_N9
\br_latched[0][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-4]~q\);

-- Location: LCCOMB_X30_Y23_N18
\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~26_combout\ = (\br_latched[2][-4]~q\ & ((\br_latched[0][-4]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\ & VCC)) # (!\br_latched[0][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\)))) # 
-- (!\br_latched[2][-4]~q\ & ((\br_latched[0][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\)) # (!\br_latched[0][-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\ = CARRY((\br_latched[2][-4]~q\ & (!\br_latched[0][-4]~q\ & !\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\)) # (!\br_latched[2][-4]~q\ & ((!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\) # 
-- (!\br_latched[0][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-4]~q\,
	datab => \br_latched[0][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~25\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\);

-- Location: FF_X30_Y23_N19
\g_radix4_2:0:u_radix4_2|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\);

-- Location: LCCOMB_X29_Y23_N12
\yr_sync[8][-6]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-6]~108_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\ $ (\yr_sync[8][-7]~107\)))) # (GND)
-- \yr_sync[8][-6]~109\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\ & !\yr_sync[8][-7]~107\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\) # 
-- (!\yr_sync[8][-7]~107\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \yr_sync[8][-7]~107\,
	combout => \yr_sync[8][-6]~108_combout\,
	cout => \yr_sync[8][-6]~109\);

-- Location: IOIBUF_X78_Y29_N8
\x[12][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(-1),
	o => \x[12][-1]~input_o\);

-- Location: LCCOMB_X74_Y26_N14
\x_reg[12][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][-1]~feeder_combout\ = \x[12][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[12][-1]~input_o\,
	combout => \x_reg[12][-1]~feeder_combout\);

-- Location: FF_X74_Y26_N15
\x_reg[12][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][-1]~q\);

-- Location: IOIBUF_X78_Y33_N1
\x[4][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(-1),
	o => \x[4][-1]~input_o\);

-- Location: LCCOMB_X74_Y26_N0
\x_reg[4][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][-1]~feeder_combout\ = \x[4][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[4][-1]~input_o\,
	combout => \x_reg[4][-1]~feeder_combout\);

-- Location: FF_X74_Y26_N1
\x_reg[4][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][-1]~q\);

-- Location: LCCOMB_X72_Y26_N26
\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~32_combout\ = ((\x_reg[12][-1]~q\ $ (\x_reg[4][-1]~q\ $ (!\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\ = CARRY((\x_reg[12][-1]~q\ & ((\x_reg[4][-1]~q\) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\))) # (!\x_reg[12][-1]~q\ & (\x_reg[4][-1]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-1]~q\,
	datab => \x_reg[4][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~31\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\);

-- Location: FF_X72_Y26_N27
\g_radix4_1:0:u_radix4_1|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\);

-- Location: IOIBUF_X78_Y24_N23
\x[8][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(-1),
	o => \x[8][-1]~input_o\);

-- Location: LCCOMB_X70_Y27_N20
\x_reg[8][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][-1]~feeder_combout\ = \x[8][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[8][-1]~input_o\,
	combout => \x_reg[8][-1]~feeder_combout\);

-- Location: FF_X70_Y27_N21
\x_reg[8][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][-1]~q\);

-- Location: IOIBUF_X78_Y34_N23
\x[0][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(-1),
	o => \x[0][-1]~input_o\);

-- Location: LCCOMB_X70_Y27_N14
\x_reg[0][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][-1]~feeder_combout\ = \x[0][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[0][-1]~input_o\,
	combout => \x_reg[0][-1]~feeder_combout\);

-- Location: FF_X70_Y27_N15
\x_reg[0][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][-1]~q\);

-- Location: LCCOMB_X66_Y27_N26
\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~32_combout\ = ((\x_reg[8][-1]~q\ $ (\x_reg[0][-1]~q\ $ (!\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\ = CARRY((\x_reg[8][-1]~q\ & ((\x_reg[0][-1]~q\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\))) # (!\x_reg[8][-1]~q\ & (\x_reg[0][-1]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-1]~q\,
	datab => \x_reg[0][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~31\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\);

-- Location: FF_X66_Y27_N27
\g_radix4_1:0:u_radix4_1|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\);

-- Location: LCCOMB_X66_Y26_N18
\ar_sync[0][-3]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-3]~193_combout\ = (\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & (\ar_sync[0][-4]~186\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[0][-4]~186\)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[0][-4]~186\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & ((\ar_sync[0][-4]~186\) # (GND)))))
-- \ar_sync[0][-3]~194\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & !\ar_sync[0][-4]~186\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & ((!\ar_sync[0][-4]~186\) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[0][-4]~186\,
	combout => \ar_sync[0][-3]~193_combout\,
	cout => \ar_sync[0][-3]~194\);

-- Location: FF_X66_Y26_N19
\ar_sync[0][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-3]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-3]~q\);

-- Location: LCCOMB_X41_Y26_N28
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ = \ar_sync[0][-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][-3]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\);

-- Location: FF_X41_Y26_N29
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X40_Y23_N26
\br_latched[0][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-3]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\,
	combout => \br_latched[0][-3]~feeder_combout\);

-- Location: FF_X40_Y23_N27
\br_latched[0][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-3]~q\);

-- Location: IOIBUF_X58_Y54_N1
\x[14][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(-1),
	o => \x[14][-1]~input_o\);

-- Location: LCCOMB_X47_Y29_N4
\x_reg[14][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][-1]~feeder_combout\ = \x[14][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][-1]~input_o\,
	combout => \x_reg[14][-1]~feeder_combout\);

-- Location: FF_X47_Y29_N5
\x_reg[14][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][-1]~q\);

-- Location: IOIBUF_X54_Y54_N15
\x[6][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(-1),
	o => \x[6][-1]~input_o\);

-- Location: LCCOMB_X46_Y31_N14
\x_reg[6][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][-1]~feeder_combout\ = \x[6][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[6][-1]~input_o\,
	combout => \x_reg[6][-1]~feeder_combout\);

-- Location: FF_X46_Y31_N15
\x_reg[6][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][-1]~q\);

-- Location: LCCOMB_X46_Y27_N24
\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~32_combout\ = ((\x_reg[14][-1]~q\ $ (\x_reg[6][-1]~q\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\ = CARRY((\x_reg[14][-1]~q\ & ((\x_reg[6][-1]~q\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\))) # (!\x_reg[14][-1]~q\ & (\x_reg[6][-1]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-1]~q\,
	datab => \x_reg[6][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~31\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\);

-- Location: FF_X46_Y27_N25
\g_radix4_1:2:u_radix4_1|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\);

-- Location: IOIBUF_X46_Y54_N8
\x[10][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(-1),
	o => \x[10][-1]~input_o\);

-- Location: LCCOMB_X42_Y31_N24
\x_reg[10][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[10][-1]~feeder_combout\ = \x[10][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[10][-1]~input_o\,
	combout => \x_reg[10][-1]~feeder_combout\);

-- Location: FF_X42_Y31_N25
\x_reg[10][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[10][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][-1]~q\);

-- Location: IOIBUF_X66_Y54_N8
\x[2][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(-1),
	o => \x[2][-1]~input_o\);

-- Location: LCCOMB_X42_Y31_N30
\x_reg[2][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][-1]~feeder_combout\ = \x[2][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][-1]~input_o\,
	combout => \x_reg[2][-1]~feeder_combout\);

-- Location: FF_X42_Y31_N31
\x_reg[2][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][-1]~q\);

-- Location: LCCOMB_X43_Y26_N26
\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~32_combout\ = ((\x_reg[10][-1]~q\ $ (\x_reg[2][-1]~q\ $ (!\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\ = CARRY((\x_reg[10][-1]~q\ & ((\x_reg[2][-1]~q\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\))) # (!\x_reg[10][-1]~q\ & (\x_reg[2][-1]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-1]~q\,
	datab => \x_reg[2][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~31\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\);

-- Location: FF_X43_Y26_N27
\g_radix4_1:2:u_radix4_1|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\);

-- Location: LCCOMB_X45_Y26_N20
\ar_sync[2][-3]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-3]~195_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & (\ar_sync[2][-4]~188\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[2][-4]~188\)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[2][-4]~188\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & ((\ar_sync[2][-4]~188\) # (GND)))))
-- \ar_sync[2][-3]~196\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & !\ar_sync[2][-4]~188\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & ((!\ar_sync[2][-4]~188\) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[2][-4]~188\,
	combout => \ar_sync[2][-3]~195_combout\,
	cout => \ar_sync[2][-3]~196\);

-- Location: FF_X45_Y26_N21
\ar_sync[2][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-3]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-3]~q\);

-- Location: LCCOMB_X43_Y23_N26
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ = \ar_sync[2][-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[2][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\);

-- Location: FF_X43_Y23_N27
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X42_Y23_N24
\br_latched[2][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-3]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\,
	combout => \br_latched[2][-3]~feeder_combout\);

-- Location: FF_X42_Y23_N25
\br_latched[2][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-3]~q\);

-- Location: LCCOMB_X30_Y23_N20
\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~28_combout\ = ((\br_latched[0][-3]~q\ $ (\br_latched[2][-3]~q\ $ (!\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\ = CARRY((\br_latched[0][-3]~q\ & ((\br_latched[2][-3]~q\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\))) # (!\br_latched[0][-3]~q\ & (\br_latched[2][-3]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-3]~q\,
	datab => \br_latched[2][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~27\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\);

-- Location: FF_X30_Y23_N21
\g_radix4_2:0:u_radix4_2|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\);

-- Location: IOIBUF_X0_Y35_N8
\x[13][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(-1),
	o => \x[13][-1]~input_o\);

-- Location: LCCOMB_X42_Y31_N18
\x_reg[13][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][-1]~feeder_combout\ = \x[13][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[13][-1]~input_o\,
	combout => \x_reg[13][-1]~feeder_combout\);

-- Location: FF_X42_Y31_N19
\x_reg[13][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][-1]~q\);

-- Location: IOIBUF_X60_Y54_N29
\x[5][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(-1),
	o => \x[5][-1]~input_o\);

-- Location: LCCOMB_X46_Y31_N16
\x_reg[5][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][-1]~feeder_combout\ = \x[5][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[5][-1]~input_o\,
	combout => \x_reg[5][-1]~feeder_combout\);

-- Location: FF_X46_Y31_N17
\x_reg[5][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][-1]~q\);

-- Location: LCCOMB_X43_Y29_N22
\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~32_combout\ = ((\x_reg[13][-1]~q\ $ (\x_reg[5][-1]~q\ $ (!\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\ = CARRY((\x_reg[13][-1]~q\ & ((\x_reg[5][-1]~q\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\))) # (!\x_reg[13][-1]~q\ & (\x_reg[5][-1]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-1]~q\,
	datab => \x_reg[5][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~31\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\);

-- Location: FF_X43_Y29_N23
\g_radix4_1:1:u_radix4_1|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\);

-- Location: IOIBUF_X62_Y54_N29
\x[9][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(-1),
	o => \x[9][-1]~input_o\);

-- Location: LCCOMB_X40_Y29_N12
\x_reg[9][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][-1]~feeder_combout\ = \x[9][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[9][-1]~input_o\,
	combout => \x_reg[9][-1]~feeder_combout\);

-- Location: FF_X40_Y29_N13
\x_reg[9][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][-1]~q\);

-- Location: IOIBUF_X24_Y39_N8
\x[1][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(-1),
	o => \x[1][-1]~input_o\);

-- Location: LCCOMB_X39_Y29_N26
\x_reg[1][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][-1]~feeder_combout\ = \x[1][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[1][-1]~input_o\,
	combout => \x_reg[1][-1]~feeder_combout\);

-- Location: FF_X39_Y29_N27
\x_reg[1][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][-1]~q\);

-- Location: LCCOMB_X38_Y29_N24
\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~32_combout\ = ((\x_reg[9][-1]~q\ $ (\x_reg[1][-1]~q\ $ (!\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\ = CARRY((\x_reg[9][-1]~q\ & ((\x_reg[1][-1]~q\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\))) # (!\x_reg[9][-1]~q\ & (\x_reg[1][-1]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-1]~q\,
	datab => \x_reg[1][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~31\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\);

-- Location: FF_X38_Y29_N25
\g_radix4_1:1:u_radix4_1|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\);

-- Location: LCCOMB_X37_Y25_N22
\ar_sync[1][-3]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-3]~197_combout\ = (\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & (\ar_sync[1][-4]~190\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[1][-4]~190\)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[1][-4]~190\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & ((\ar_sync[1][-4]~190\) # (GND)))))
-- \ar_sync[1][-3]~198\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & !\ar_sync[1][-4]~190\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & ((!\ar_sync[1][-4]~190\) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[1][-4]~190\,
	combout => \ar_sync[1][-3]~197_combout\,
	cout => \ar_sync[1][-3]~198\);

-- Location: FF_X37_Y25_N23
\ar_sync[1][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-3]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-3]~q\);

-- Location: LCCOMB_X36_Y21_N12
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ = \ar_sync[1][-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[1][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\);

-- Location: FF_X36_Y21_N13
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X36_Y21_N20
\br_latched[1][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-3]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\,
	combout => \br_latched[1][-3]~feeder_combout\);

-- Location: FF_X36_Y21_N21
\br_latched[1][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-3]~q\);

-- Location: IOIBUF_X0_Y27_N1
\x[11][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(-1),
	o => \x[11][-1]~input_o\);

-- Location: LCCOMB_X38_Y27_N8
\x_reg[11][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[11][-1]~feeder_combout\ = \x[11][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[11][-1]~input_o\,
	combout => \x_reg[11][-1]~feeder_combout\);

-- Location: FF_X38_Y27_N9
\x_reg[11][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[11][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][-1]~q\);

-- Location: IOIBUF_X20_Y39_N15
\x[3][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(-1),
	o => \x[3][-1]~input_o\);

-- Location: LCCOMB_X43_Y24_N30
\x_reg[3][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][-1]~feeder_combout\ = \x[3][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][-1]~input_o\,
	combout => \x_reg[3][-1]~feeder_combout\);

-- Location: FF_X43_Y24_N31
\x_reg[3][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][-1]~q\);

-- Location: LCCOMB_X41_Y24_N22
\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~32_combout\ = ((\x_reg[11][-1]~q\ $ (\x_reg[3][-1]~q\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\ = CARRY((\x_reg[11][-1]~q\ & ((\x_reg[3][-1]~q\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\))) # (!\x_reg[11][-1]~q\ & (\x_reg[3][-1]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-1]~q\,
	datab => \x_reg[3][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~31\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\);

-- Location: FF_X41_Y24_N23
\g_radix4_1:3:u_radix4_1|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\);

-- Location: IOIBUF_X26_Y39_N22
\x[7][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(-1),
	o => \x[7][-1]~input_o\);

-- Location: LCCOMB_X38_Y27_N2
\x_reg[7][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][-1]~feeder_combout\ = \x[7][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[7][-1]~input_o\,
	combout => \x_reg[7][-1]~feeder_combout\);

-- Location: FF_X38_Y27_N3
\x_reg[7][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][-1]~q\);

-- Location: IOIBUF_X26_Y39_N15
\x[15][-1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(-1),
	o => \x[15][-1]~input_o\);

-- Location: LCCOMB_X38_Y27_N16
\x_reg[15][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][-1]~feeder_combout\ = \x[15][-1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[15][-1]~input_o\,
	combout => \x_reg[15][-1]~feeder_combout\);

-- Location: FF_X38_Y27_N17
\x_reg[15][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][-1]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][-1]~q\);

-- Location: LCCOMB_X37_Y23_N24
\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~32_combout\ = ((\x_reg[7][-1]~q\ $ (\x_reg[15][-1]~q\ $ (!\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\ = CARRY((\x_reg[7][-1]~q\ & ((\x_reg[15][-1]~q\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\))) # (!\x_reg[7][-1]~q\ & (\x_reg[15][-1]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-1]~q\,
	datab => \x_reg[15][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~31\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\);

-- Location: FF_X37_Y23_N25
\g_radix4_1:3:u_radix4_1|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\);

-- Location: LCCOMB_X38_Y21_N18
\ar_sync[3][-3]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-3]~199_combout\ = (\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & (\ar_sync[3][-4]~192\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & (!\ar_sync[3][-4]~192\)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & (!\ar_sync[3][-4]~192\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & ((\ar_sync[3][-4]~192\) # (GND)))))
-- \ar_sync[3][-3]~200\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & !\ar_sync[3][-4]~192\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & ((!\ar_sync[3][-4]~192\) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[3][-4]~192\,
	combout => \ar_sync[3][-3]~199_combout\,
	cout => \ar_sync[3][-3]~200\);

-- Location: FF_X38_Y21_N19
\ar_sync[3][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-3]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-3]~q\);

-- Location: LCCOMB_X37_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\ = \ar_sync[3][-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\);

-- Location: FF_X37_Y21_N13
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X37_Y21_N4
\br_latched[3][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-3]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-3]~q\,
	combout => \br_latched[3][-3]~feeder_combout\);

-- Location: FF_X37_Y21_N5
\br_latched[3][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-3]~q\);

-- Location: LCCOMB_X30_Y19_N20
\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~28_combout\ = ((\br_latched[1][-3]~q\ $ (\br_latched[3][-3]~q\ $ (!\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\ = CARRY((\br_latched[1][-3]~q\ & ((\br_latched[3][-3]~q\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\))) # (!\br_latched[1][-3]~q\ & (\br_latched[3][-3]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-3]~q\,
	datab => \br_latched[3][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~27\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\);

-- Location: FF_X30_Y19_N21
\g_radix4_2:0:u_radix4_2|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\);

-- Location: LCCOMB_X29_Y23_N14
\yr_sync[8][-5]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-5]~110_combout\ = (\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & (!\yr_sync[8][-6]~109\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & (\yr_sync[8][-6]~109\ & VCC)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & ((\yr_sync[8][-6]~109\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & (!\yr_sync[8][-6]~109\))))
-- \yr_sync[8][-5]~111\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & !\yr_sync[8][-6]~109\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\) # 
-- (!\yr_sync[8][-6]~109\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[8][-6]~109\,
	combout => \yr_sync[8][-5]~110_combout\,
	cout => \yr_sync[8][-5]~111\);

-- Location: IOIBUF_X78_Y37_N1
\x[12][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(12)(0),
	o => \x[12][0]~input_o\);

-- Location: LCCOMB_X70_Y26_N8
\x_reg[12][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[12][0]~feeder_combout\ = \x[12][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[12][0]~input_o\,
	combout => \x_reg[12][0]~feeder_combout\);

-- Location: FF_X70_Y26_N9
\x_reg[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[12][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[12][0]~q\);

-- Location: IOIBUF_X78_Y20_N23
\x[4][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(4)(0),
	o => \x[4][0]~input_o\);

-- Location: LCCOMB_X71_Y26_N26
\x_reg[4][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[4][0]~feeder_combout\ = \x[4][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[4][0]~input_o\,
	combout => \x_reg[4][0]~feeder_combout\);

-- Location: FF_X71_Y26_N27
\x_reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[4][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[4][0]~q\);

-- Location: LCCOMB_X72_Y26_N28
\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~34_combout\ = (\x_reg[12][0]~q\ & ((\x_reg[4][0]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\ & VCC)) # (!\x_reg[4][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\)))) # (!\x_reg[12][0]~q\ & 
-- ((\x_reg[4][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[4][0]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~35\ = CARRY((\x_reg[12][0]~q\ & (!\x_reg[4][0]~q\ & !\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[12][0]~q\ & ((!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\) # (!\x_reg[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][0]~q\,
	datab => \x_reg[4][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~33\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~35\);

-- Location: FF_X72_Y26_N29
\g_radix4_1:0:u_radix4_1|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\);

-- Location: IOIBUF_X78_Y34_N8
\x[8][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(8)(0),
	o => \x[8][0]~input_o\);

-- Location: LCCOMB_X70_Y27_N6
\x_reg[8][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[8][0]~feeder_combout\ = \x[8][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[8][0]~input_o\,
	combout => \x_reg[8][0]~feeder_combout\);

-- Location: FF_X70_Y27_N7
\x_reg[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[8][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[8][0]~q\);

-- Location: IOIBUF_X78_Y44_N23
\x[0][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(0)(0),
	o => \x[0][0]~input_o\);

-- Location: LCCOMB_X65_Y27_N30
\x_reg[0][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[0][0]~feeder_combout\ = \x[0][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[0][0]~input_o\,
	combout => \x_reg[0][0]~feeder_combout\);

-- Location: FF_X65_Y27_N31
\x_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[0][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[0][0]~q\);

-- Location: LCCOMB_X66_Y27_N28
\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~34_combout\ = (\x_reg[8][0]~q\ & ((\x_reg[0][0]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\ & VCC)) # (!\x_reg[0][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\)))) # (!\x_reg[8][0]~q\ & 
-- ((\x_reg[0][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[0][0]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~35\ = CARRY((\x_reg[8][0]~q\ & (!\x_reg[0][0]~q\ & !\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[8][0]~q\ & ((!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\) # (!\x_reg[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][0]~q\,
	datab => \x_reg[0][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~33\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~35\);

-- Location: FF_X66_Y27_N29
\g_radix4_1:0:u_radix4_1|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\);

-- Location: LCCOMB_X66_Y26_N20
\ar_sync[0][-2]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-2]~201_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\ $ (!\ar_sync[0][-3]~194\)))) # (GND)
-- \ar_sync[0][-2]~202\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\) # (!\ar_sync[0][-3]~194\))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\ & 
-- !\ar_sync[0][-3]~194\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[0][-3]~194\,
	combout => \ar_sync[0][-2]~201_combout\,
	cout => \ar_sync[0][-2]~202\);

-- Location: FF_X66_Y26_N21
\ar_sync[0][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-2]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-2]~q\);

-- Location: FF_X65_Y26_N5
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[0][-2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X41_Y26_N26
\br_latched[0][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-2]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\,
	combout => \br_latched[0][-2]~feeder_combout\);

-- Location: FF_X41_Y26_N27
\br_latched[0][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-2]~q\);

-- Location: IOIBUF_X26_Y39_N29
\x[6][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(6)(0),
	o => \x[6][0]~input_o\);

-- Location: LCCOMB_X38_Y27_N30
\x_reg[6][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[6][0]~feeder_combout\ = \x[6][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[6][0]~input_o\,
	combout => \x_reg[6][0]~feeder_combout\);

-- Location: FF_X38_Y27_N31
\x_reg[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[6][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[6][0]~q\);

-- Location: IOIBUF_X0_Y27_N15
\x[14][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(14)(0),
	o => \x[14][0]~input_o\);

-- Location: LCCOMB_X38_Y27_N4
\x_reg[14][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[14][0]~feeder_combout\ = \x[14][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[14][0]~input_o\,
	combout => \x_reg[14][0]~feeder_combout\);

-- Location: FF_X38_Y27_N5
\x_reg[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[14][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[14][0]~q\);

-- Location: LCCOMB_X46_Y27_N26
\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~34_combout\ = (\x_reg[6][0]~q\ & ((\x_reg[14][0]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\ & VCC)) # (!\x_reg[14][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\)))) # (!\x_reg[6][0]~q\ & 
-- ((\x_reg[14][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[14][0]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~35\ = CARRY((\x_reg[6][0]~q\ & (!\x_reg[14][0]~q\ & !\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[6][0]~q\ & ((!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\) # (!\x_reg[14][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][0]~q\,
	datab => \x_reg[14][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~33\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~35\);

-- Location: FF_X46_Y27_N27
\g_radix4_1:2:u_radix4_1|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\);

-- Location: IOIBUF_X24_Y39_N22
\x[10][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(10)(0),
	o => \x[10][0]~input_o\);

-- Location: FF_X39_Y26_N5
\x_reg[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[10][0]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[10][0]~q\);

-- Location: IOIBUF_X40_Y0_N29
\x[2][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(2)(0),
	o => \x[2][0]~input_o\);

-- Location: LCCOMB_X43_Y26_N4
\x_reg[2][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[2][0]~feeder_combout\ = \x[2][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[2][0]~input_o\,
	combout => \x_reg[2][0]~feeder_combout\);

-- Location: FF_X43_Y26_N5
\x_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[2][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[2][0]~q\);

-- Location: LCCOMB_X43_Y26_N28
\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~34_combout\ = (\x_reg[10][0]~q\ & ((\x_reg[2][0]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\ & VCC)) # (!\x_reg[2][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\)))) # (!\x_reg[10][0]~q\ & 
-- ((\x_reg[2][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[2][0]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~35\ = CARRY((\x_reg[10][0]~q\ & (!\x_reg[2][0]~q\ & !\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[10][0]~q\ & ((!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\) # (!\x_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][0]~q\,
	datab => \x_reg[2][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~33\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~35\);

-- Location: FF_X43_Y26_N29
\g_radix4_1:2:u_radix4_1|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\);

-- Location: LCCOMB_X45_Y26_N22
\ar_sync[2][-2]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-2]~203_combout\ = ((\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\ $ (!\ar_sync[2][-3]~196\)))) # (GND)
-- \ar_sync[2][-2]~204\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\) # (!\ar_sync[2][-3]~196\))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\ & 
-- !\ar_sync[2][-3]~196\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[2][-3]~196\,
	combout => \ar_sync[2][-2]~203_combout\,
	cout => \ar_sync[2][-2]~204\);

-- Location: FF_X45_Y26_N23
\ar_sync[2][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-2]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-2]~q\);

-- Location: LCCOMB_X44_Y26_N20
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\ = \ar_sync[2][-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\);

-- Location: FF_X44_Y26_N21
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X43_Y23_N24
\br_latched[2][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-2]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\,
	combout => \br_latched[2][-2]~feeder_combout\);

-- Location: FF_X43_Y23_N25
\br_latched[2][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-2]~q\);

-- Location: LCCOMB_X30_Y23_N22
\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~30_combout\ = (\br_latched[0][-2]~q\ & ((\br_latched[2][-2]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\ & VCC)) # (!\br_latched[2][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\)))) # 
-- (!\br_latched[0][-2]~q\ & ((\br_latched[2][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\)) # (!\br_latched[2][-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\ = CARRY((\br_latched[0][-2]~q\ & (!\br_latched[2][-2]~q\ & !\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\)) # (!\br_latched[0][-2]~q\ & ((!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\) # 
-- (!\br_latched[2][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-2]~q\,
	datab => \br_latched[2][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~29\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\);

-- Location: FF_X30_Y23_N23
\g_radix4_2:0:u_radix4_2|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\);

-- Location: IOIBUF_X31_Y0_N29
\x[15][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(15)(0),
	o => \x[15][0]~input_o\);

-- Location: LCCOMB_X38_Y23_N30
\x_reg[15][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[15][0]~feeder_combout\ = \x[15][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[15][0]~input_o\,
	combout => \x_reg[15][0]~feeder_combout\);

-- Location: FF_X38_Y23_N31
\x_reg[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[15][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[15][0]~q\);

-- Location: IOIBUF_X31_Y0_N15
\x[7][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(7)(0),
	o => \x[7][0]~input_o\);

-- Location: LCCOMB_X39_Y23_N4
\x_reg[7][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[7][0]~feeder_combout\ = \x[7][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[7][0]~input_o\,
	combout => \x_reg[7][0]~feeder_combout\);

-- Location: FF_X39_Y23_N5
\x_reg[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[7][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[7][0]~q\);

-- Location: LCCOMB_X37_Y23_N26
\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~34_combout\ = (\x_reg[15][0]~q\ & ((\x_reg[7][0]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\ & VCC)) # (!\x_reg[7][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\)))) # (!\x_reg[15][0]~q\ & 
-- ((\x_reg[7][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[7][0]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~35\ = CARRY((\x_reg[15][0]~q\ & (!\x_reg[7][0]~q\ & !\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[15][0]~q\ & ((!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\) # (!\x_reg[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][0]~q\,
	datab => \x_reg[7][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~33\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~35\);

-- Location: FF_X37_Y23_N27
\g_radix4_1:3:u_radix4_1|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\);

-- Location: IOIBUF_X34_Y0_N29
\x[3][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(3)(0),
	o => \x[3][0]~input_o\);

-- Location: LCCOMB_X42_Y24_N30
\x_reg[3][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[3][0]~feeder_combout\ = \x[3][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[3][0]~input_o\,
	combout => \x_reg[3][0]~feeder_combout\);

-- Location: FF_X42_Y24_N31
\x_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[3][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[3][0]~q\);

-- Location: IOIBUF_X0_Y16_N1
\x[11][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(11)(0),
	o => \x[11][0]~input_o\);

-- Location: FF_X42_Y24_N3
\x_reg[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \x[11][0]~input_o\,
	clrn => \rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[11][0]~q\);

-- Location: LCCOMB_X41_Y24_N24
\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~34_combout\ = (\x_reg[3][0]~q\ & ((\x_reg[11][0]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\ & VCC)) # (!\x_reg[11][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\)))) # (!\x_reg[3][0]~q\ & 
-- ((\x_reg[11][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[11][0]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~35\ = CARRY((\x_reg[3][0]~q\ & (!\x_reg[11][0]~q\ & !\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[3][0]~q\ & ((!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\) # (!\x_reg[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][0]~q\,
	datab => \x_reg[11][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~33\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~35\);

-- Location: FF_X41_Y24_N25
\g_radix4_1:3:u_radix4_1|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\);

-- Location: LCCOMB_X38_Y21_N20
\ar_sync[3][-2]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-2]~207_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\ $ (!\ar_sync[3][-3]~200\)))) # (GND)
-- \ar_sync[3][-2]~208\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\) # (!\ar_sync[3][-3]~200\))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\ & 
-- !\ar_sync[3][-3]~200\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[3][-3]~200\,
	combout => \ar_sync[3][-2]~207_combout\,
	cout => \ar_sync[3][-2]~208\);

-- Location: FF_X38_Y21_N21
\ar_sync[3][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-2]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-2]~q\);

-- Location: LCCOMB_X37_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\ = \ar_sync[3][-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[3][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\);

-- Location: FF_X37_Y21_N11
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X37_Y21_N22
\br_latched[3][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-2]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\,
	combout => \br_latched[3][-2]~feeder_combout\);

-- Location: FF_X37_Y21_N23
\br_latched[3][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-2]~q\);

-- Location: IOIBUF_X69_Y54_N1
\x[5][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(5)(0),
	o => \x[5][0]~input_o\);

-- Location: LCCOMB_X46_Y31_N26
\x_reg[5][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[5][0]~feeder_combout\ = \x[5][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[5][0]~input_o\,
	combout => \x_reg[5][0]~feeder_combout\);

-- Location: FF_X46_Y31_N27
\x_reg[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[5][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[5][0]~q\);

-- Location: IOIBUF_X54_Y54_N8
\x[13][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(13)(0),
	o => \x[13][0]~input_o\);

-- Location: LCCOMB_X46_Y31_N12
\x_reg[13][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[13][0]~feeder_combout\ = \x[13][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[13][0]~input_o\,
	combout => \x_reg[13][0]~feeder_combout\);

-- Location: FF_X46_Y31_N13
\x_reg[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[13][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[13][0]~q\);

-- Location: LCCOMB_X43_Y29_N24
\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~34_combout\ = (\x_reg[5][0]~q\ & ((\x_reg[13][0]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\ & VCC)) # (!\x_reg[13][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\)))) # (!\x_reg[5][0]~q\ & 
-- ((\x_reg[13][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[13][0]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~35\ = CARRY((\x_reg[5][0]~q\ & (!\x_reg[13][0]~q\ & !\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\)) # (!\x_reg[5][0]~q\ & ((!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\) # (!\x_reg[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][0]~q\,
	datab => \x_reg[13][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~33\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~35\);

-- Location: FF_X43_Y29_N25
\g_radix4_1:1:u_radix4_1|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\);

-- Location: IOIBUF_X0_Y28_N8
\x[1][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(1)(0),
	o => \x[1][0]~input_o\);

-- Location: LCCOMB_X38_Y29_N30
\x_reg[1][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[1][0]~feeder_combout\ = \x[1][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[1][0]~input_o\,
	combout => \x_reg[1][0]~feeder_combout\);

-- Location: FF_X38_Y29_N31
\x_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[1][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[1][0]~q\);

-- Location: IOIBUF_X0_Y29_N1
\x[9][0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_x(9)(0),
	o => \x[9][0]~input_o\);

-- Location: LCCOMB_X38_Y29_N2
\x_reg[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \x_reg[9][0]~feeder_combout\ = \x[9][0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x[9][0]~input_o\,
	combout => \x_reg[9][0]~feeder_combout\);

-- Location: FF_X38_Y29_N3
\x_reg[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \x_reg[9][0]~feeder_combout\,
	clrn => \rst~inputclkctrl_outclk\,
	ena => \load_data~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \x_reg[9][0]~q\);

-- Location: LCCOMB_X38_Y29_N26
\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~34_combout\ = (\x_reg[1][0]~q\ & ((\x_reg[9][0]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\ & VCC)) # (!\x_reg[9][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\)))) # (!\x_reg[1][0]~q\ & 
-- ((\x_reg[9][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[9][0]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~35\ = CARRY((\x_reg[1][0]~q\ & (!\x_reg[9][0]~q\ & !\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\)) # (!\x_reg[1][0]~q\ & ((!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\) # (!\x_reg[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][0]~q\,
	datab => \x_reg[9][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~33\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~35\);

-- Location: FF_X38_Y29_N27
\g_radix4_1:1:u_radix4_1|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\);

-- Location: LCCOMB_X37_Y25_N24
\ar_sync[1][-2]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-2]~205_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\ $ (!\ar_sync[1][-3]~198\)))) # (GND)
-- \ar_sync[1][-2]~206\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\) # (!\ar_sync[1][-3]~198\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\ & 
-- !\ar_sync[1][-3]~198\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[1][-3]~198\,
	combout => \ar_sync[1][-2]~205_combout\,
	cout => \ar_sync[1][-2]~206\);

-- Location: FF_X37_Y25_N25
\ar_sync[1][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-2]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-2]~q\);

-- Location: LCCOMB_X37_Y25_N2
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\ = \ar_sync[1][-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\);

-- Location: FF_X37_Y25_N3
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X37_Y25_N0
\br_latched[1][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-2]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-2]~q\,
	combout => \br_latched[1][-2]~feeder_combout\);

-- Location: FF_X37_Y25_N1
\br_latched[1][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-2]~q\);

-- Location: LCCOMB_X30_Y19_N22
\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~30_combout\ = (\br_latched[3][-2]~q\ & ((\br_latched[1][-2]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\ & VCC)) # (!\br_latched[1][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\)))) # 
-- (!\br_latched[3][-2]~q\ & ((\br_latched[1][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[1][-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\ = CARRY((\br_latched[3][-2]~q\ & (!\br_latched[1][-2]~q\ & !\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[3][-2]~q\ & ((!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\) # 
-- (!\br_latched[1][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-2]~q\,
	datab => \br_latched[1][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~29\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\);

-- Location: FF_X30_Y19_N23
\g_radix4_2:0:u_radix4_2|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\);

-- Location: LCCOMB_X29_Y23_N16
\yr_sync[8][-4]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-4]~112_combout\ = ((\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\ $ (\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\ $ (\yr_sync[8][-5]~111\)))) # (GND)
-- \yr_sync[8][-4]~113\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\ & ((!\yr_sync[8][-5]~111\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\))) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\ & 
-- !\yr_sync[8][-5]~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[8][-5]~111\,
	combout => \yr_sync[8][-4]~112_combout\,
	cout => \yr_sync[8][-4]~113\);

-- Location: LCCOMB_X41_Y24_N26
\g_radix4_1:3:u_radix4_1|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b0r_latched[0]~36_combout\ = \x_reg[3][0]~q\ $ (\x_reg[11][0]~q\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][0]~q\,
	datab => \x_reg[11][0]~q\,
	cin => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~35\,
	combout => \g_radix4_1:3:u_radix4_1|b0r_latched[0]~36_combout\);

-- Location: FF_X41_Y24_N27
\g_radix4_1:3:u_radix4_1|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b0r_latched\(0));

-- Location: LCCOMB_X37_Y23_N28
\g_radix4_1:3:u_radix4_1|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b2r_latched[0]~36_combout\ = \x_reg[15][0]~q\ $ (\x_reg[7][0]~q\ $ (!\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][0]~q\,
	datab => \x_reg[7][0]~q\,
	cin => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~35\,
	combout => \g_radix4_1:3:u_radix4_1|b2r_latched[0]~36_combout\);

-- Location: FF_X37_Y23_N29
\g_radix4_1:3:u_radix4_1|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b2r_latched\(0));

-- Location: LCCOMB_X38_Y21_N22
\ar_sync[3][-1]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][-1]~215_combout\ = (\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & (\ar_sync[3][-2]~208\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & (!\ar_sync[3][-2]~208\)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & (!\ar_sync[3][-2]~208\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & ((\ar_sync[3][-2]~208\) # (GND)))))
-- \ar_sync[3][-1]~216\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & (!\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & !\ar_sync[3][-2]~208\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & ((!\ar_sync[3][-2]~208\) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched\(0),
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched\(0),
	datad => VCC,
	cin => \ar_sync[3][-2]~208\,
	combout => \ar_sync[3][-1]~215_combout\,
	cout => \ar_sync[3][-1]~216\);

-- Location: FF_X38_Y21_N23
\ar_sync[3][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][-1]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][-1]~q\);

-- Location: LCCOMB_X37_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ = \ar_sync[3][-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\);

-- Location: FF_X37_Y21_N15
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X37_Y17_N0
\br_latched[3][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][-1]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\,
	combout => \br_latched[3][-1]~feeder_combout\);

-- Location: FF_X37_Y17_N1
\br_latched[3][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][-1]~q\);

-- Location: LCCOMB_X38_Y29_N28
\g_radix4_1:1:u_radix4_1|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b0r_latched[0]~36_combout\ = \x_reg[1][0]~q\ $ (\x_reg[9][0]~q\ $ (!\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][0]~q\,
	datab => \x_reg[9][0]~q\,
	cin => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~35\,
	combout => \g_radix4_1:1:u_radix4_1|b0r_latched[0]~36_combout\);

-- Location: FF_X38_Y29_N29
\g_radix4_1:1:u_radix4_1|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b0r_latched\(0));

-- Location: LCCOMB_X43_Y29_N26
\g_radix4_1:1:u_radix4_1|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b2r_latched[0]~36_combout\ = \x_reg[13][0]~q\ $ (\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~35\ $ (!\x_reg[5][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \x_reg[13][0]~q\,
	datad => \x_reg[5][0]~q\,
	cin => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~35\,
	combout => \g_radix4_1:1:u_radix4_1|b2r_latched[0]~36_combout\);

-- Location: FF_X43_Y29_N27
\g_radix4_1:1:u_radix4_1|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b2r_latched\(0));

-- Location: LCCOMB_X37_Y25_N26
\ar_sync[1][-1]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][-1]~213_combout\ = (\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & (\ar_sync[1][-2]~206\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & (!\ar_sync[1][-2]~206\)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & (!\ar_sync[1][-2]~206\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & ((\ar_sync[1][-2]~206\) # (GND)))))
-- \ar_sync[1][-1]~214\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & !\ar_sync[1][-2]~206\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & ((!\ar_sync[1][-2]~206\) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched\(0),
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched\(0),
	datad => VCC,
	cin => \ar_sync[1][-2]~206\,
	combout => \ar_sync[1][-1]~213_combout\,
	cout => \ar_sync[1][-1]~214\);

-- Location: FF_X37_Y25_N27
\ar_sync[1][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][-1]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][-1]~q\);

-- Location: LCCOMB_X37_Y21_N24
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ = \ar_sync[1][-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[1][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\);

-- Location: FF_X37_Y21_N25
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X36_Y21_N6
\br_latched[1][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][-1]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\,
	combout => \br_latched[1][-1]~feeder_combout\);

-- Location: FF_X36_Y21_N7
\br_latched[1][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][-1]~q\);

-- Location: LCCOMB_X30_Y19_N24
\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~32_combout\ = ((\br_latched[3][-1]~q\ $ (\br_latched[1][-1]~q\ $ (!\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\ = CARRY((\br_latched[3][-1]~q\ & ((\br_latched[1][-1]~q\) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\))) # (!\br_latched[3][-1]~q\ & (\br_latched[1][-1]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-1]~q\,
	datab => \br_latched[1][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~31\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\);

-- Location: FF_X30_Y19_N25
\g_radix4_2:0:u_radix4_2|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\);

-- Location: LCCOMB_X43_Y26_N30
\g_radix4_1:2:u_radix4_1|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b0r_latched[0]~36_combout\ = \x_reg[2][0]~q\ $ (\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~35\ $ (!\x_reg[10][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \x_reg[2][0]~q\,
	datad => \x_reg[10][0]~q\,
	cin => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~35\,
	combout => \g_radix4_1:2:u_radix4_1|b0r_latched[0]~36_combout\);

-- Location: FF_X43_Y26_N31
\g_radix4_1:2:u_radix4_1|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b0r_latched\(0));

-- Location: LCCOMB_X46_Y27_N28
\g_radix4_1:2:u_radix4_1|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b2r_latched[0]~36_combout\ = \x_reg[6][0]~q\ $ (\x_reg[14][0]~q\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][0]~q\,
	datab => \x_reg[14][0]~q\,
	cin => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~35\,
	combout => \g_radix4_1:2:u_radix4_1|b2r_latched[0]~36_combout\);

-- Location: FF_X46_Y27_N29
\g_radix4_1:2:u_radix4_1|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b2r_latched\(0));

-- Location: LCCOMB_X45_Y26_N24
\ar_sync[2][-1]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][-1]~211_combout\ = (\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & (\ar_sync[2][-2]~204\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & (!\ar_sync[2][-2]~204\)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & (!\ar_sync[2][-2]~204\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & ((\ar_sync[2][-2]~204\) # (GND)))))
-- \ar_sync[2][-1]~212\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & !\ar_sync[2][-2]~204\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & ((!\ar_sync[2][-2]~204\) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched\(0),
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched\(0),
	datad => VCC,
	cin => \ar_sync[2][-2]~204\,
	combout => \ar_sync[2][-1]~211_combout\,
	cout => \ar_sync[2][-1]~212\);

-- Location: FF_X45_Y26_N25
\ar_sync[2][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][-1]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][-1]~q\);

-- Location: LCCOMB_X45_Y26_N0
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ = \ar_sync[2][-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\);

-- Location: FF_X45_Y26_N1
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X42_Y23_N18
\br_latched[2][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][-1]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\,
	combout => \br_latched[2][-1]~feeder_combout\);

-- Location: FF_X42_Y23_N19
\br_latched[2][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][-1]~q\);

-- Location: LCCOMB_X66_Y27_N30
\g_radix4_1:0:u_radix4_1|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b0r_latched[0]~36_combout\ = \x_reg[0][0]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~35\ $ (!\x_reg[8][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \x_reg[0][0]~q\,
	datad => \x_reg[8][0]~q\,
	cin => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~35\,
	combout => \g_radix4_1:0:u_radix4_1|b0r_latched[0]~36_combout\);

-- Location: FF_X66_Y27_N31
\g_radix4_1:0:u_radix4_1|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b0r_latched\(0));

-- Location: LCCOMB_X72_Y26_N30
\g_radix4_1:0:u_radix4_1|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b2r_latched[0]~36_combout\ = \x_reg[4][0]~q\ $ (\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~35\ $ (!\x_reg[12][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \x_reg[4][0]~q\,
	datad => \x_reg[12][0]~q\,
	cin => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~35\,
	combout => \g_radix4_1:0:u_radix4_1|b2r_latched[0]~36_combout\);

-- Location: FF_X72_Y26_N31
\g_radix4_1:0:u_radix4_1|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b2r_latched\(0));

-- Location: LCCOMB_X66_Y26_N22
\ar_sync[0][-1]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][-1]~209_combout\ = (\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & (\ar_sync[0][-2]~202\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & (!\ar_sync[0][-2]~202\)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & (!\ar_sync[0][-2]~202\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & ((\ar_sync[0][-2]~202\) # (GND)))))
-- \ar_sync[0][-1]~210\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & !\ar_sync[0][-2]~202\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & ((!\ar_sync[0][-2]~202\) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched\(0),
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched\(0),
	datad => VCC,
	cin => \ar_sync[0][-2]~202\,
	combout => \ar_sync[0][-1]~209_combout\,
	cout => \ar_sync[0][-1]~210\);

-- Location: FF_X66_Y26_N23
\ar_sync[0][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][-1]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][-1]~q\);

-- Location: LCCOMB_X65_Y26_N30
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\ = \ar_sync[0][-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][-1]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\);

-- Location: FF_X65_Y26_N31
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X41_Y26_N16
\br_latched[0][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][-1]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[-1]~q\,
	combout => \br_latched[0][-1]~feeder_combout\);

-- Location: FF_X41_Y26_N17
\br_latched[0][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][-1]~q\);

-- Location: LCCOMB_X30_Y23_N24
\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~32_combout\ = ((\br_latched[2][-1]~q\ $ (\br_latched[0][-1]~q\ $ (!\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\ = CARRY((\br_latched[2][-1]~q\ & ((\br_latched[0][-1]~q\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\))) # (!\br_latched[2][-1]~q\ & (\br_latched[0][-1]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-1]~q\,
	datab => \br_latched[0][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~31\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\);

-- Location: FF_X30_Y23_N25
\g_radix4_2:0:u_radix4_2|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\);

-- Location: LCCOMB_X29_Y23_N18
\yr_sync[8][-3]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-3]~114_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & (!\yr_sync[8][-4]~113\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & ((\yr_sync[8][-4]~113\) # (GND))))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & (\yr_sync[8][-4]~113\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & (!\yr_sync[8][-4]~113\))))
-- \yr_sync[8][-3]~115\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & ((!\yr_sync[8][-4]~113\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & 
-- !\yr_sync[8][-4]~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[8][-4]~113\,
	combout => \yr_sync[8][-3]~114_combout\,
	cout => \yr_sync[8][-3]~115\);

-- Location: LCCOMB_X37_Y25_N28
\ar_sync[1][0]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[1][0]~221_combout\ = \g_radix4_1:1:u_radix4_1|b0r_latched\(0) $ (\ar_sync[1][-1]~214\ $ (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched\(0),
	datad => \g_radix4_1:1:u_radix4_1|b2r_latched\(0),
	cin => \ar_sync[1][-1]~214\,
	combout => \ar_sync[1][0]~221_combout\);

-- Location: FF_X37_Y25_N29
\ar_sync[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[1][0]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[1][0]~q\);

-- Location: LCCOMB_X37_Y22_N10
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ = \ar_sync[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[1][0]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\);

-- Location: FF_X37_Y22_N11
\g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0\(0));

-- Location: LCCOMB_X37_Y22_N16
\br_latched[1][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[1][0]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:0:u_neda|sub_w0\(0),
	combout => \br_latched[1][0]~feeder_combout\);

-- Location: FF_X37_Y22_N17
\br_latched[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[1][0]~q\);

-- Location: LCCOMB_X38_Y21_N24
\ar_sync[3][0]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[3][0]~223_combout\ = \g_radix4_1:3:u_radix4_1|b2r_latched\(0) $ (\ar_sync[3][-1]~216\ $ (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched\(0),
	datad => \g_radix4_1:3:u_radix4_1|b0r_latched\(0),
	cin => \ar_sync[3][-1]~216\,
	combout => \ar_sync[3][0]~223_combout\);

-- Location: FF_X38_Y21_N25
\ar_sync[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[3][0]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[3][0]~q\);

-- Location: LCCOMB_X39_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ = \ar_sync[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[3][0]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\);

-- Location: FF_X39_Y21_N13
\g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0\(0));

-- Location: LCCOMB_X39_Y21_N0
\br_latched[3][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[3][0]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:0:u_neda|sub_w0\(0),
	combout => \br_latched[3][0]~feeder_combout\);

-- Location: FF_X39_Y21_N1
\br_latched[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[3][0]~q\);

-- Location: LCCOMB_X30_Y19_N26
\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~34_combout\ = (\br_latched[1][0]~q\ & ((\br_latched[3][0]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\ & VCC)) # (!\br_latched[3][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\)))) # 
-- (!\br_latched[1][0]~q\ & ((\br_latched[3][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[3][0]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~35\ = CARRY((\br_latched[1][0]~q\ & (!\br_latched[3][0]~q\ & !\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[1][0]~q\ & ((!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\) # (!\br_latched[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][0]~q\,
	datab => \br_latched[3][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~33\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~35\);

-- Location: FF_X30_Y19_N27
\g_radix4_2:0:u_radix4_2|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\);

-- Location: LCCOMB_X45_Y26_N26
\ar_sync[2][0]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[2][0]~219_combout\ = \g_radix4_1:2:u_radix4_1|b0r_latched\(0) $ (\ar_sync[2][-1]~212\ $ (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched\(0),
	datad => \g_radix4_1:2:u_radix4_1|b2r_latched\(0),
	cin => \ar_sync[2][-1]~212\,
	combout => \ar_sync[2][0]~219_combout\);

-- Location: FF_X45_Y26_N27
\ar_sync[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[2][0]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[2][0]~q\);

-- Location: LCCOMB_X42_Y23_N2
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ = \ar_sync[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[2][0]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\);

-- Location: FF_X42_Y23_N3
\g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0\(0));

-- Location: LCCOMB_X42_Y23_N0
\br_latched[2][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[2][0]~feeder_combout\ = \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:0:u_neda|sub_w0\(0),
	combout => \br_latched[2][0]~feeder_combout\);

-- Location: FF_X42_Y23_N1
\br_latched[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[2][0]~q\);

-- Location: LCCOMB_X66_Y26_N24
\ar_sync[0][0]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[0][0]~217_combout\ = \g_radix4_1:0:u_radix4_1|b0r_latched\(0) $ (\ar_sync[0][-1]~210\ $ (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched\(0),
	datad => \g_radix4_1:0:u_radix4_1|b2r_latched\(0),
	cin => \ar_sync[0][-1]~210\,
	combout => \ar_sync[0][0]~217_combout\);

-- Location: FF_X66_Y26_N25
\ar_sync[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[0][0]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[0][0]~q\);

-- Location: LCCOMB_X65_Y26_N2
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\ = \ar_sync[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[0][0]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\);

-- Location: FF_X65_Y26_N3
\g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0\(0));

-- Location: LCCOMB_X44_Y26_N18
\br_latched[0][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[0][0]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:0:u_neda|sub_w0\(0),
	combout => \br_latched[0][0]~feeder_combout\);

-- Location: FF_X44_Y26_N19
\br_latched[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[0][0]~q\);

-- Location: LCCOMB_X30_Y23_N26
\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~34_combout\ = (\br_latched[2][0]~q\ & ((\br_latched[0][0]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\ & VCC)) # (!\br_latched[0][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\)))) # 
-- (!\br_latched[2][0]~q\ & ((\br_latched[0][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\)) # (!\br_latched[0][0]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~35\ = CARRY((\br_latched[2][0]~q\ & (!\br_latched[0][0]~q\ & !\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\)) # (!\br_latched[2][0]~q\ & ((!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\) # (!\br_latched[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][0]~q\,
	datab => \br_latched[0][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~33\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~35\);

-- Location: FF_X30_Y23_N27
\g_radix4_2:0:u_radix4_2|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\);

-- Location: LCCOMB_X29_Y23_N20
\yr_sync[8][-2]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-2]~116_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\ $ (\yr_sync[8][-3]~115\)))) # (GND)
-- \yr_sync[8][-2]~117\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\ & !\yr_sync[8][-3]~115\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\) # 
-- (!\yr_sync[8][-3]~115\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[8][-3]~115\,
	combout => \yr_sync[8][-2]~116_combout\,
	cout => \yr_sync[8][-2]~117\);

-- Location: LCCOMB_X30_Y19_N28
\g_radix4_2:0:u_radix4_2|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b2r_latched[0]~36_combout\ = \br_latched[1][0]~q\ $ (\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~35\ $ (!\br_latched[3][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][0]~q\,
	datad => \br_latched[3][0]~q\,
	cin => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~35\,
	combout => \g_radix4_2:0:u_radix4_2|b2r_latched[0]~36_combout\);

-- Location: FF_X30_Y19_N29
\g_radix4_2:0:u_radix4_2|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b2r_latched\(0));

-- Location: LCCOMB_X30_Y23_N28
\g_radix4_2:0:u_radix4_2|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b0r_latched[0]~36_combout\ = \br_latched[2][0]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~35\ $ (!\br_latched[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][0]~q\,
	datad => \br_latched[0][0]~q\,
	cin => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~35\,
	combout => \g_radix4_2:0:u_radix4_2|b0r_latched[0]~36_combout\);

-- Location: FF_X30_Y23_N29
\g_radix4_2:0:u_radix4_2|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b0r_latched\(0));

-- Location: LCCOMB_X29_Y23_N22
\yr_sync[8][-1]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][-1]~118_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & ((\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & (!\yr_sync[8][-2]~117\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & ((\yr_sync[8][-2]~117\) # (GND))))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & ((\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & (\yr_sync[8][-2]~117\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & (!\yr_sync[8][-2]~117\))))
-- \yr_sync[8][-1]~119\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & ((!\yr_sync[8][-2]~117\) # (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0)))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & 
-- !\yr_sync[8][-2]~117\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched\(0),
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched\(0),
	datad => VCC,
	cin => \yr_sync[8][-2]~117\,
	combout => \yr_sync[8][-1]~118_combout\,
	cout => \yr_sync[8][-1]~119\);

-- Location: LCCOMB_X29_Y23_N24
\yr_sync[8][0]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[8][0]~120_combout\ = \g_radix4_2:0:u_radix4_2|b2r_latched\(0) $ (\yr_sync[8][-1]~119\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched\(0),
	datad => \g_radix4_2:0:u_radix4_2|b0r_latched\(0),
	cin => \yr_sync[8][-1]~119\,
	combout => \yr_sync[8][0]~120_combout\);

-- Location: DSPMULT_X28_Y23_N0
\Mult16|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult16|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult16|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult16|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y23_N2
\Mult16|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult16|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult16|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y4_N24
\z[8][-11]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-11]~reg0feeder_combout\ = \yr_sqr[8][-11]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][-11]\,
	combout => \z[8][-11]~reg0feeder_combout\);

-- Location: FF_X27_Y4_N25
\z[8][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-11]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-11]~reg0_q\);

-- Location: LCCOMB_X27_Y23_N0
\z[8][-10]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-10]~reg0feeder_combout\ = \yr_sqr[8][-10]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[8][-10]\,
	combout => \z[8][-10]~reg0feeder_combout\);

-- Location: FF_X27_Y23_N1
\z[8][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-10]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-10]~reg0_q\);

-- Location: LCCOMB_X27_Y20_N12
\z[8][-9]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-9]~reg0feeder_combout\ = \yr_sqr[8][-9]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[8][-9]\,
	combout => \z[8][-9]~reg0feeder_combout\);

-- Location: FF_X27_Y20_N13
\z[8][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-9]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-9]~reg0_q\);

-- Location: LCCOMB_X24_Y19_N16
\z[8][-8]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-8]~reg0feeder_combout\ = \yr_sqr[8][-8]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][-8]\,
	combout => \z[8][-8]~reg0feeder_combout\);

-- Location: FF_X24_Y19_N17
\z[8][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-8]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-8]~reg0_q\);

-- Location: LCCOMB_X29_Y4_N24
\z[8][-7]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-7]~reg0feeder_combout\ = \yr_sqr[8][-7]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[8][-7]\,
	combout => \z[8][-7]~reg0feeder_combout\);

-- Location: FF_X29_Y4_N25
\z[8][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-7]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-7]~reg0_q\);

-- Location: LCCOMB_X24_Y19_N22
\z[8][-6]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-6]~reg0feeder_combout\ = \yr_sqr[8][-6]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][-6]\,
	combout => \z[8][-6]~reg0feeder_combout\);

-- Location: FF_X24_Y19_N23
\z[8][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-6]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-6]~reg0_q\);

-- Location: LCCOMB_X29_Y23_N30
\z[8][-5]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-5]~reg0feeder_combout\ = \yr_sqr[8][-5]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[8][-5]\,
	combout => \z[8][-5]~reg0feeder_combout\);

-- Location: FF_X29_Y23_N31
\z[8][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-5]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-5]~reg0_q\);

-- Location: LCCOMB_X24_Y15_N28
\z[8][-4]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-4]~reg0feeder_combout\ = \yr_sqr[8][-4]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][-4]\,
	combout => \z[8][-4]~reg0feeder_combout\);

-- Location: FF_X24_Y15_N29
\z[8][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-4]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-4]~reg0_q\);

-- Location: LCCOMB_X27_Y22_N20
\z[8][-3]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-3]~reg0feeder_combout\ = \yr_sqr[8][-3]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[8][-3]\,
	combout => \z[8][-3]~reg0feeder_combout\);

-- Location: FF_X27_Y22_N21
\z[8][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-3]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-3]~reg0_q\);

-- Location: LCCOMB_X29_Y23_N28
\z[8][-2]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-2]~reg0feeder_combout\ = \yr_sqr[8][-2]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][-2]\,
	combout => \z[8][-2]~reg0feeder_combout\);

-- Location: FF_X29_Y23_N29
\z[8][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-2]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-2]~reg0_q\);

-- Location: LCCOMB_X30_Y23_N0
\z[8][-1]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][-1]~reg0feeder_combout\ = \yr_sqr[8][-1]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][-1]\,
	combout => \z[8][-1]~reg0feeder_combout\);

-- Location: FF_X30_Y23_N1
\z[8][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][-1]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][-1]~reg0_q\);

-- Location: LCCOMB_X16_Y15_N8
\z[8][0]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[8][0]~reg0feeder_combout\ = \yr_sqr[8][0]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[8][0]\,
	combout => \z[8][0]~reg0feeder_combout\);

-- Location: FF_X16_Y15_N9
\z[8][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[8][0]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[8][0]~reg0_q\);

-- Location: LCCOMB_X65_Y26_N4
\ar_sync[8][-10]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-10]~96_cout\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-11]~q\) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-11]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[8][-10]~96_cout\);

-- Location: LCCOMB_X65_Y26_N6
\ar_sync[8][-10]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-10]~98_cout\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\ & !\ar_sync[8][-10]~96_cout\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\ & 
-- ((\g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\) # (!\ar_sync[8][-10]~96_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched[-10]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[8][-10]~96_cout\,
	cout => \ar_sync[8][-10]~98_cout\);

-- Location: LCCOMB_X65_Y26_N8
\ar_sync[8][-10]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-10]~99_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\ $ (\ar_sync[8][-10]~98_cout\)))) # (GND)
-- \ar_sync[8][-10]~100\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\ & !\ar_sync[8][-10]~98_cout\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\) # 
-- (!\ar_sync[8][-10]~98_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-9]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[8][-10]~98_cout\,
	combout => \ar_sync[8][-10]~99_combout\,
	cout => \ar_sync[8][-10]~100\);

-- Location: FF_X65_Y26_N9
\ar_sync[8][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-10]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-10]~q\);

-- Location: LCCOMB_X52_Y22_N24
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ = \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0) $ (VCC)
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\ = CARRY(\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => VCC,
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\,
	cout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\);

-- Location: LCCOMB_X52_Y22_N26
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1) & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\) # (GND)))
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\ = CARRY((!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => VCC,
	cin => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\,
	cout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\);

-- Location: LCCOMB_X52_Y22_N28
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ = !\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\);

-- Location: LCCOMB_X52_Y22_N6
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\ & 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\,
	datac => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\);

-- Location: FF_X52_Y22_N7
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y22_N12
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\ = (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout\,
	datac => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\);

-- Location: FF_X52_Y22_N13
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y22_N16
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[0]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(0),
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[0]~feeder_combout\);

-- Location: FF_X52_Y22_N17
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a\(0));

-- Location: LCCOMB_X52_Y22_N18
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~0_combout\ = !\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|cntr1|counter_reg_bit\(1),
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~0_combout\);

-- Location: FF_X52_Y22_N19
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a\(1));

-- Location: LCCOMB_X52_Y22_N8
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\ = !\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a\(1),
	combout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout\);

-- Location: LCCOMB_X65_Y26_N10
\ar_sync[8][-9]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-9]~101_combout\ = (\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[8][-10]~100\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & (\ar_sync[8][-10]~100\ & VCC)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & ((\ar_sync[8][-10]~100\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[8][-10]~100\))))
-- \ar_sync[8][-9]~102\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\ & !\ar_sync[8][-10]~100\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\) # 
-- (!\ar_sync[8][-10]~100\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched[-8]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[8][-10]~100\,
	combout => \ar_sync[8][-9]~101_combout\,
	cout => \ar_sync[8][-9]~102\);

-- Location: FF_X65_Y26_N11
\ar_sync[8][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-9]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-9]~q\);

-- Location: LCCOMB_X65_Y26_N12
\ar_sync[8][-8]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-8]~103_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\ $ (\ar_sync[8][-9]~102\)))) # (GND)
-- \ar_sync[8][-8]~104\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\ & !\ar_sync[8][-9]~102\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\) # 
-- (!\ar_sync[8][-9]~102\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-7]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[8][-9]~102\,
	combout => \ar_sync[8][-8]~103_combout\,
	cout => \ar_sync[8][-8]~104\);

-- Location: FF_X65_Y26_N13
\ar_sync[8][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-8]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-8]~q\);

-- Location: LCCOMB_X65_Y26_N14
\ar_sync[8][-7]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-7]~105_combout\ = (\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[8][-8]~104\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & ((\ar_sync[8][-8]~104\) # (GND))))) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & (\ar_sync[8][-8]~104\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[8][-8]~104\))))
-- \ar_sync[8][-7]~106\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & ((!\ar_sync[8][-8]~104\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\ & 
-- !\ar_sync[8][-8]~104\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-6]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[8][-8]~104\,
	combout => \ar_sync[8][-7]~105_combout\,
	cout => \ar_sync[8][-7]~106\);

-- Location: FF_X65_Y26_N15
\ar_sync[8][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-7]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-7]~q\);

-- Location: LCCOMB_X65_Y26_N16
\ar_sync[8][-6]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-6]~107_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\ $ (\ar_sync[8][-7]~106\)))) # (GND)
-- \ar_sync[8][-6]~108\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\ & !\ar_sync[8][-7]~106\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\) # 
-- (!\ar_sync[8][-7]~106\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-5]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[8][-7]~106\,
	combout => \ar_sync[8][-6]~107_combout\,
	cout => \ar_sync[8][-6]~108\);

-- Location: FF_X65_Y26_N17
\ar_sync[8][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-6]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-6]~q\);

-- Location: LCCOMB_X65_Y26_N18
\ar_sync[8][-5]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-5]~109_combout\ = (\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[8][-6]~108\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & ((\ar_sync[8][-6]~108\) # (GND))))) # 
-- (!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & (\ar_sync[8][-6]~108\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[8][-6]~108\))))
-- \ar_sync[8][-5]~110\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & ((!\ar_sync[8][-6]~108\) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\ & 
-- !\ar_sync[8][-6]~108\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-4]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[8][-6]~108\,
	combout => \ar_sync[8][-5]~109_combout\,
	cout => \ar_sync[8][-5]~110\);

-- Location: FF_X65_Y26_N19
\ar_sync[8][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-5]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-5]~q\);

-- Location: LCCOMB_X65_Y26_N20
\ar_sync[8][-4]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-4]~111_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\ $ (\ar_sync[8][-5]~110\)))) # (GND)
-- \ar_sync[8][-4]~112\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\ & !\ar_sync[8][-5]~110\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\) # 
-- (!\ar_sync[8][-5]~110\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-3]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[8][-5]~110\,
	combout => \ar_sync[8][-4]~111_combout\,
	cout => \ar_sync[8][-4]~112\);

-- Location: FF_X65_Y26_N21
\ar_sync[8][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-4]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-4]~q\);

-- Location: LCCOMB_X65_Y26_N22
\ar_sync[8][-3]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-3]~113_combout\ = (\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & (!\ar_sync[8][-4]~112\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & (\ar_sync[8][-4]~112\ & VCC)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & ((\ar_sync[8][-4]~112\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & (!\ar_sync[8][-4]~112\))))
-- \ar_sync[8][-3]~114\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & (\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\ & !\ar_sync[8][-4]~112\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\) # 
-- (!\ar_sync[8][-4]~112\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched[-2]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[8][-4]~112\,
	combout => \ar_sync[8][-3]~113_combout\,
	cout => \ar_sync[8][-3]~114\);

-- Location: FF_X65_Y26_N23
\ar_sync[8][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-3]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-3]~q\);

-- Location: LCCOMB_X65_Y26_N24
\ar_sync[8][-2]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-2]~115_combout\ = ((\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\ $ (\ar_sync[8][-3]~114\)))) # (GND)
-- \ar_sync[8][-2]~116\ = CARRY((\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\ & !\ar_sync[8][-3]~114\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\) # 
-- (!\ar_sync[8][-3]~114\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[8][-3]~114\,
	combout => \ar_sync[8][-2]~115_combout\,
	cout => \ar_sync[8][-2]~116\);

-- Location: FF_X65_Y26_N25
\ar_sync[8][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-2]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-2]~q\);

-- Location: LCCOMB_X65_Y26_N26
\ar_sync[8][-1]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][-1]~117_combout\ = (\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & (!\ar_sync[8][-2]~116\)) # (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & (\ar_sync[8][-2]~116\ & VCC)))) # 
-- (!\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & ((\ar_sync[8][-2]~116\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & (!\ar_sync[8][-2]~116\))))
-- \ar_sync[8][-1]~118\ = CARRY((\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & (\g_radix4_1:0:u_radix4_1|b2r_latched\(0) & !\ar_sync[8][-2]~116\)) # (!\g_radix4_1:0:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:0:u_radix4_1|b2r_latched\(0)) # 
-- (!\ar_sync[8][-2]~116\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b0r_latched\(0),
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched\(0),
	datad => VCC,
	cin => \ar_sync[8][-2]~116\,
	combout => \ar_sync[8][-1]~117_combout\,
	cout => \ar_sync[8][-1]~118\);

-- Location: FF_X65_Y26_N27
\ar_sync[8][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][-1]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][-1]~q\);

-- Location: LCCOMB_X65_Y26_N28
\ar_sync[8][0]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[8][0]~119_combout\ = \g_radix4_1:0:u_radix4_1|b2r_latched\(0) $ (\ar_sync[8][-1]~118\ $ (\g_radix4_1:0:u_radix4_1|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:0:u_radix4_1|b2r_latched\(0),
	datad => \g_radix4_1:0:u_radix4_1|b0r_latched\(0),
	cin => \ar_sync[8][-1]~118\,
	combout => \ar_sync[8][0]~119_combout\);

-- Location: FF_X65_Y26_N29
\ar_sync[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[8][0]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[8][0]~q\);

-- Location: LCCOMB_X71_Y26_N0
\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\ = CARRY((\x_reg[4][-11]~q\) # (!\x_reg[12][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-11]~q\,
	datab => \x_reg[12][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X71_Y26_N2
\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~14_combout\ = (\x_reg[12][-10]~q\ & ((\x_reg[4][-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[4][-10]~q\ & ((\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\) # (GND))))) # 
-- (!\x_reg[12][-10]~q\ & ((\x_reg[4][-10]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\ & VCC)) # (!\x_reg[4][-10]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\))))
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\ = CARRY((\x_reg[12][-10]~q\ & ((!\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\) # (!\x_reg[4][-10]~q\))) # (!\x_reg[12][-10]~q\ & (!\x_reg[4][-10]~q\ & 
-- !\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-10]~q\,
	datab => \x_reg[4][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\);

-- Location: LCCOMB_X71_Y26_N4
\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~16_combout\ = ((\x_reg[12][-9]~q\ $ (\x_reg[4][-9]~q\ $ (\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\ = CARRY((\x_reg[12][-9]~q\ & (\x_reg[4][-9]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\)) # (!\x_reg[12][-9]~q\ & ((\x_reg[4][-9]~q\) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-9]~q\,
	datab => \x_reg[4][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~15\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\);

-- Location: LCCOMB_X71_Y26_N6
\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~18_combout\ = (\x_reg[12][-8]~q\ & ((\x_reg[4][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\)) # (!\x_reg[4][-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\) # (GND))))) # (!\x_reg[12][-8]~q\ & 
-- ((\x_reg[4][-8]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\ & VCC)) # (!\x_reg[4][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\))))
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\ = CARRY((\x_reg[12][-8]~q\ & ((!\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\) # (!\x_reg[4][-8]~q\))) # (!\x_reg[12][-8]~q\ & (!\x_reg[4][-8]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-8]~q\,
	datab => \x_reg[4][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~17\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\);

-- Location: LCCOMB_X71_Y26_N8
\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~20_combout\ = ((\x_reg[4][-7]~q\ $ (\x_reg[12][-7]~q\ $ (\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\ = CARRY((\x_reg[4][-7]~q\ & ((!\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\) # (!\x_reg[12][-7]~q\))) # (!\x_reg[4][-7]~q\ & (!\x_reg[12][-7]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-7]~q\,
	datab => \x_reg[12][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~19\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\);

-- Location: LCCOMB_X71_Y26_N10
\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~22_combout\ = (\x_reg[12][-6]~q\ & ((\x_reg[4][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\)) # (!\x_reg[4][-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\) # (GND))))) # (!\x_reg[12][-6]~q\ & 
-- ((\x_reg[4][-6]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\ & VCC)) # (!\x_reg[4][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\))))
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\ = CARRY((\x_reg[12][-6]~q\ & ((!\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\) # (!\x_reg[4][-6]~q\))) # (!\x_reg[12][-6]~q\ & (!\x_reg[4][-6]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-6]~q\,
	datab => \x_reg[4][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~21\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\);

-- Location: LCCOMB_X71_Y26_N12
\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~24_combout\ = ((\x_reg[12][-5]~q\ $ (\x_reg[4][-5]~q\ $ (\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\ = CARRY((\x_reg[12][-5]~q\ & (\x_reg[4][-5]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\)) # (!\x_reg[12][-5]~q\ & ((\x_reg[4][-5]~q\) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[12][-5]~q\,
	datab => \x_reg[4][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~23\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\);

-- Location: LCCOMB_X71_Y26_N14
\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~26_combout\ = (\x_reg[4][-4]~q\ & ((\x_reg[12][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[12][-4]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\ & VCC)))) # (!\x_reg[4][-4]~q\ & 
-- ((\x_reg[12][-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\) # (GND))) # (!\x_reg[12][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\))))
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\ = CARRY((\x_reg[4][-4]~q\ & (\x_reg[12][-4]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[4][-4]~q\ & ((\x_reg[12][-4]~q\) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-4]~q\,
	datab => \x_reg[12][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~25\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\);

-- Location: LCCOMB_X71_Y26_N16
\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~28_combout\ = ((\x_reg[4][-3]~q\ $ (\x_reg[12][-3]~q\ $ (\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\ = CARRY((\x_reg[4][-3]~q\ & ((!\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\) # (!\x_reg[12][-3]~q\))) # (!\x_reg[4][-3]~q\ & (!\x_reg[12][-3]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-3]~q\,
	datab => \x_reg[12][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~27\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\);

-- Location: LCCOMB_X71_Y26_N18
\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~30_combout\ = (\x_reg[4][-2]~q\ & ((\x_reg[12][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\)) # (!\x_reg[12][-2]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\ & VCC)))) # (!\x_reg[4][-2]~q\ & 
-- ((\x_reg[12][-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\) # (GND))) # (!\x_reg[12][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\))))
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\ = CARRY((\x_reg[4][-2]~q\ & (\x_reg[12][-2]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\)) # (!\x_reg[4][-2]~q\ & ((\x_reg[12][-2]~q\) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-2]~q\,
	datab => \x_reg[12][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~29\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\);

-- Location: LCCOMB_X71_Y26_N20
\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~32_combout\ = ((\x_reg[4][-1]~q\ $ (\x_reg[12][-1]~q\ $ (\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\ = CARRY((\x_reg[4][-1]~q\ & ((!\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\) # (!\x_reg[12][-1]~q\))) # (!\x_reg[4][-1]~q\ & (!\x_reg[12][-1]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][-1]~q\,
	datab => \x_reg[12][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~31\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\);

-- Location: LCCOMB_X71_Y26_N22
\g_radix4_1:0:u_radix4_1|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~34_combout\ = (\x_reg[4][0]~q\ & ((\x_reg[12][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\)) # (!\x_reg[12][0]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\ & VCC)))) # (!\x_reg[4][0]~q\ & 
-- ((\x_reg[12][0]~q\ & ((\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\) # (GND))) # (!\x_reg[12][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\))))
-- \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~35\ = CARRY((\x_reg[4][0]~q\ & (\x_reg[12][0]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\)) # (!\x_reg[4][0]~q\ & ((\x_reg[12][0]~q\) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][0]~q\,
	datab => \x_reg[12][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~33\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~35\);

-- Location: LCCOMB_X71_Y26_N24
\g_radix4_1:0:u_radix4_1|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b3r_latched[0]~36_combout\ = \x_reg[4][0]~q\ $ (\g_radix4_1:0:u_radix4_1|b3r_latched[-1]~35\ $ (\x_reg[12][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[4][0]~q\,
	datad => \x_reg[12][0]~q\,
	cin => \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~35\,
	combout => \g_radix4_1:0:u_radix4_1|b3r_latched[0]~36_combout\);

-- Location: FF_X71_Y26_N25
\g_radix4_1:0:u_radix4_1|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched\(0));

-- Location: FF_X71_Y26_N23
\g_radix4_1:0:u_radix4_1|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\);

-- Location: FF_X71_Y26_N21
\g_radix4_1:0:u_radix4_1|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\);

-- Location: FF_X71_Y26_N19
\g_radix4_1:0:u_radix4_1|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\);

-- Location: FF_X71_Y26_N17
\g_radix4_1:0:u_radix4_1|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\);

-- Location: FF_X71_Y26_N15
\g_radix4_1:0:u_radix4_1|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\);

-- Location: FF_X71_Y26_N13
\g_radix4_1:0:u_radix4_1|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\);

-- Location: FF_X71_Y26_N11
\g_radix4_1:0:u_radix4_1|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\);

-- Location: FF_X71_Y26_N9
\g_radix4_1:0:u_radix4_1|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\);

-- Location: FF_X71_Y26_N7
\g_radix4_1:0:u_radix4_1|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\);

-- Location: FF_X71_Y26_N5
\g_radix4_1:0:u_radix4_1|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\);

-- Location: LCCOMB_X65_Y27_N2
\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12_cout\ = CARRY((\x_reg[0][-11]~q\) # (!\x_reg[8][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-11]~q\,
	datab => \x_reg[8][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12_cout\);

-- Location: LCCOMB_X65_Y27_N4
\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\ = CARRY((\x_reg[8][-10]~q\ & ((!\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12_cout\) # (!\x_reg[0][-10]~q\))) # (!\x_reg[8][-10]~q\ & (!\x_reg[0][-10]~q\ & 
-- !\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-10]~q\,
	datab => \x_reg[0][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~12_cout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\);

-- Location: LCCOMB_X65_Y27_N6
\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~15_combout\ = ((\x_reg[8][-9]~q\ $ (\x_reg[0][-9]~q\ $ (\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\ = CARRY((\x_reg[8][-9]~q\ & (\x_reg[0][-9]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\)) # (!\x_reg[8][-9]~q\ & ((\x_reg[0][-9]~q\) # (!\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-9]~q\,
	datab => \x_reg[0][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~14_cout\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~15_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\);

-- Location: LCCOMB_X65_Y27_N8
\g_radix4_1:0:u_radix4_1|b1r_latched[-9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~17_combout\ = (\x_reg[8][-8]~q\ & ((\x_reg[0][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\)) # (!\x_reg[0][-8]~q\ & ((\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\) # (GND))))) # (!\x_reg[8][-8]~q\ & 
-- ((\x_reg[0][-8]~q\ & (\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\ & VCC)) # (!\x_reg[0][-8]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\))))
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\ = CARRY((\x_reg[8][-8]~q\ & ((!\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\) # (!\x_reg[0][-8]~q\))) # (!\x_reg[8][-8]~q\ & (!\x_reg[0][-8]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[8][-8]~q\,
	datab => \x_reg[0][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~16\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~17_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\);

-- Location: LCCOMB_X65_Y27_N10
\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~19_combout\ = ((\x_reg[0][-7]~q\ $ (\x_reg[8][-7]~q\ $ (\g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\ = CARRY((\x_reg[0][-7]~q\ & ((!\g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\) # (!\x_reg[8][-7]~q\))) # (!\x_reg[0][-7]~q\ & (!\x_reg[8][-7]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-7]~q\,
	datab => \x_reg[8][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~18\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~19_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\);

-- Location: LCCOMB_X65_Y27_N12
\g_radix4_1:0:u_radix4_1|b1r_latched[-7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~21_combout\ = (\x_reg[0][-6]~q\ & ((\x_reg[8][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[8][-6]~q\ & (\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\ & VCC)))) # (!\x_reg[0][-6]~q\ & 
-- ((\x_reg[8][-6]~q\ & ((\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\) # (GND))) # (!\x_reg[8][-6]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\))))
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\ = CARRY((\x_reg[0][-6]~q\ & (\x_reg[8][-6]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[0][-6]~q\ & ((\x_reg[8][-6]~q\) # (!\g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-6]~q\,
	datab => \x_reg[8][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~20\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~21_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\);

-- Location: LCCOMB_X65_Y27_N14
\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~23_combout\ = ((\x_reg[0][-5]~q\ $ (\x_reg[8][-5]~q\ $ (\g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\ = CARRY((\x_reg[0][-5]~q\ & ((!\g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\) # (!\x_reg[8][-5]~q\))) # (!\x_reg[0][-5]~q\ & (!\x_reg[8][-5]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-5]~q\,
	datab => \x_reg[8][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~22\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~23_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\);

-- Location: LCCOMB_X65_Y27_N16
\g_radix4_1:0:u_radix4_1|b1r_latched[-5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~25_combout\ = (\x_reg[0][-4]~q\ & ((\x_reg[8][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\)) # (!\x_reg[8][-4]~q\ & (\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\ & VCC)))) # (!\x_reg[0][-4]~q\ & 
-- ((\x_reg[8][-4]~q\ & ((\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\) # (GND))) # (!\x_reg[8][-4]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\))))
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\ = CARRY((\x_reg[0][-4]~q\ & (\x_reg[8][-4]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\)) # (!\x_reg[0][-4]~q\ & ((\x_reg[8][-4]~q\) # (!\g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-4]~q\,
	datab => \x_reg[8][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~24\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~25_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\);

-- Location: LCCOMB_X65_Y27_N18
\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~27_combout\ = ((\x_reg[0][-3]~q\ $ (\x_reg[8][-3]~q\ $ (\g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\ = CARRY((\x_reg[0][-3]~q\ & ((!\g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\) # (!\x_reg[8][-3]~q\))) # (!\x_reg[0][-3]~q\ & (!\x_reg[8][-3]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-3]~q\,
	datab => \x_reg[8][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~26\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~27_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\);

-- Location: LCCOMB_X65_Y27_N20
\g_radix4_1:0:u_radix4_1|b1r_latched[-3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~29_combout\ = (\x_reg[0][-2]~q\ & ((\x_reg[8][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[8][-2]~q\ & (\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\ & VCC)))) # (!\x_reg[0][-2]~q\ & 
-- ((\x_reg[8][-2]~q\ & ((\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\) # (GND))) # (!\x_reg[8][-2]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\))))
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\ = CARRY((\x_reg[0][-2]~q\ & (\x_reg[8][-2]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[0][-2]~q\ & ((\x_reg[8][-2]~q\) # (!\g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-2]~q\,
	datab => \x_reg[8][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~28\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~29_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\);

-- Location: LCCOMB_X65_Y27_N22
\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~31_combout\ = ((\x_reg[0][-1]~q\ $ (\x_reg[8][-1]~q\ $ (\g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\)))) # (GND)
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\ = CARRY((\x_reg[0][-1]~q\ & ((!\g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\) # (!\x_reg[8][-1]~q\))) # (!\x_reg[0][-1]~q\ & (!\x_reg[8][-1]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][-1]~q\,
	datab => \x_reg[8][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~30\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~31_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\);

-- Location: LCCOMB_X65_Y27_N24
\g_radix4_1:0:u_radix4_1|b1r_latched[-1]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~33_combout\ = (\x_reg[0][0]~q\ & ((\x_reg[8][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\)) # (!\x_reg[8][0]~q\ & (\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\ & VCC)))) # (!\x_reg[0][0]~q\ & 
-- ((\x_reg[8][0]~q\ & ((\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\) # (GND))) # (!\x_reg[8][0]~q\ & (!\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\))))
-- \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~34\ = CARRY((\x_reg[0][0]~q\ & (\x_reg[8][0]~q\ & !\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\)) # (!\x_reg[0][0]~q\ & ((\x_reg[8][0]~q\) # (!\g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][0]~q\,
	datab => \x_reg[8][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~32\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~33_combout\,
	cout => \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~34\);

-- Location: LCCOMB_X65_Y27_N26
\g_radix4_1:0:u_radix4_1|b1r_latched[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:0:u_radix4_1|b1r_latched[0]~35_combout\ = \x_reg[0][0]~q\ $ (\x_reg[8][0]~q\ $ (\g_radix4_1:0:u_radix4_1|b1r_latched[-1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[0][0]~q\,
	datab => \x_reg[8][0]~q\,
	cin => \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~34\,
	combout => \g_radix4_1:0:u_radix4_1|b1r_latched[0]~35_combout\);

-- Location: FF_X65_Y27_N27
\g_radix4_1:0:u_radix4_1|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched\(0));

-- Location: FF_X65_Y27_N25
\g_radix4_1:0:u_radix4_1|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-1]~q\);

-- Location: FF_X65_Y27_N23
\g_radix4_1:0:u_radix4_1|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-2]~q\);

-- Location: FF_X65_Y27_N21
\g_radix4_1:0:u_radix4_1|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-3]~q\);

-- Location: FF_X65_Y27_N19
\g_radix4_1:0:u_radix4_1|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-4]~q\);

-- Location: FF_X65_Y27_N17
\g_radix4_1:0:u_radix4_1|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-5]~q\);

-- Location: FF_X65_Y27_N15
\g_radix4_1:0:u_radix4_1|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-6]~q\);

-- Location: FF_X65_Y27_N13
\g_radix4_1:0:u_radix4_1|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-7]~q\);

-- Location: FF_X65_Y27_N11
\g_radix4_1:0:u_radix4_1|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-8]~q\);

-- Location: FF_X65_Y27_N9
\g_radix4_1:0:u_radix4_1|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-9]~q\);

-- Location: FF_X65_Y27_N7
\g_radix4_1:0:u_radix4_1|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b1r_latched[-10]~q\);

-- Location: M9K_X53_Y22_N0
\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "neda_weight:\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|altshift_taps:sub_w0_rtl_0|shift_taps_1hl:auto_generated|altsyncram_nv21:altsyncram4|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 3,
	port_a_logical_ram_width => 33,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 2,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 3,
	port_b_logical_ram_width => 33,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => GND,
	portadatain => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTADATAIN_bus\,
	portaaddr => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTAADDR_bus\,
	portbaddr => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X42_Y26_N4
\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12_cout\ = CARRY((\x_reg[2][-11]~q\) # (!\x_reg[10][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-11]~q\,
	datab => \x_reg[2][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12_cout\);

-- Location: LCCOMB_X42_Y26_N6
\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\ = CARRY((\x_reg[2][-10]~q\ & (\x_reg[10][-10]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12_cout\)) # (!\x_reg[2][-10]~q\ & ((\x_reg[10][-10]~q\) # 
-- (!\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-10]~q\,
	datab => \x_reg[10][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~12_cout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\);

-- Location: LCCOMB_X42_Y26_N8
\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~15_combout\ = ((\x_reg[10][-9]~q\ $ (\x_reg[2][-9]~q\ $ (\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\ = CARRY((\x_reg[10][-9]~q\ & (\x_reg[2][-9]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\)) # (!\x_reg[10][-9]~q\ & ((\x_reg[2][-9]~q\) # (!\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-9]~q\,
	datab => \x_reg[2][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~14_cout\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~15_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\);

-- Location: LCCOMB_X42_Y26_N10
\g_radix4_1:2:u_radix4_1|b1r_latched[-9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~17_combout\ = (\x_reg[10][-8]~q\ & ((\x_reg[2][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\)) # (!\x_reg[2][-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\) # (GND))))) # (!\x_reg[10][-8]~q\ & 
-- ((\x_reg[2][-8]~q\ & (\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\ & VCC)) # (!\x_reg[2][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\))))
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\ = CARRY((\x_reg[10][-8]~q\ & ((!\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\) # (!\x_reg[2][-8]~q\))) # (!\x_reg[10][-8]~q\ & (!\x_reg[2][-8]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-8]~q\,
	datab => \x_reg[2][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~16\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~17_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\);

-- Location: LCCOMB_X42_Y26_N12
\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~19_combout\ = ((\x_reg[2][-7]~q\ $ (\x_reg[10][-7]~q\ $ (\g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\ = CARRY((\x_reg[2][-7]~q\ & ((!\g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\) # (!\x_reg[10][-7]~q\))) # (!\x_reg[2][-7]~q\ & (!\x_reg[10][-7]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-7]~q\,
	datab => \x_reg[10][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~18\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~19_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\);

-- Location: LCCOMB_X42_Y26_N14
\g_radix4_1:2:u_radix4_1|b1r_latched[-7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~21_combout\ = (\x_reg[2][-6]~q\ & ((\x_reg[10][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[10][-6]~q\ & (\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\ & VCC)))) # (!\x_reg[2][-6]~q\ & 
-- ((\x_reg[10][-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\) # (GND))) # (!\x_reg[10][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\))))
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\ = CARRY((\x_reg[2][-6]~q\ & (\x_reg[10][-6]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[2][-6]~q\ & ((\x_reg[10][-6]~q\) # (!\g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-6]~q\,
	datab => \x_reg[10][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~20\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~21_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\);

-- Location: LCCOMB_X42_Y26_N16
\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~23_combout\ = ((\x_reg[10][-5]~q\ $ (\x_reg[2][-5]~q\ $ (\g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\ = CARRY((\x_reg[10][-5]~q\ & (\x_reg[2][-5]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\)) # (!\x_reg[10][-5]~q\ & ((\x_reg[2][-5]~q\) # (!\g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][-5]~q\,
	datab => \x_reg[2][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~22\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~23_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\);

-- Location: FF_X42_Y26_N17
\g_radix4_1:2:u_radix4_1|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~q\);

-- Location: FF_X42_Y21_N15
\ar_sync[14][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-7]~q\);

-- Location: LCCOMB_X42_Y26_N18
\g_radix4_1:2:u_radix4_1|b1r_latched[-5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~25_combout\ = (\x_reg[2][-4]~q\ & ((\x_reg[10][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\)) # (!\x_reg[10][-4]~q\ & (\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\ & VCC)))) # (!\x_reg[2][-4]~q\ & 
-- ((\x_reg[10][-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\) # (GND))) # (!\x_reg[10][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\))))
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\ = CARRY((\x_reg[2][-4]~q\ & (\x_reg[10][-4]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\)) # (!\x_reg[2][-4]~q\ & ((\x_reg[10][-4]~q\) # (!\g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-4]~q\,
	datab => \x_reg[10][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-6]~24\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~25_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\);

-- Location: FF_X42_Y26_N19
\g_radix4_1:2:u_radix4_1|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~q\);

-- Location: FF_X42_Y21_N17
\ar_sync[14][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-6]~q\);

-- Location: LCCOMB_X42_Y26_N20
\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~27_combout\ = ((\x_reg[2][-3]~q\ $ (\x_reg[10][-3]~q\ $ (\g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\ = CARRY((\x_reg[2][-3]~q\ & ((!\g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\) # (!\x_reg[10][-3]~q\))) # (!\x_reg[2][-3]~q\ & (!\x_reg[10][-3]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-3]~q\,
	datab => \x_reg[10][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-5]~26\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~27_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\);

-- Location: FF_X42_Y26_N21
\g_radix4_1:2:u_radix4_1|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~q\);

-- Location: FF_X42_Y21_N5
\ar_sync[14][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-5]~q\);

-- Location: LCCOMB_X42_Y26_N22
\g_radix4_1:2:u_radix4_1|b1r_latched[-3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~29_combout\ = (\x_reg[2][-2]~q\ & ((\x_reg[10][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[10][-2]~q\ & (\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\ & VCC)))) # (!\x_reg[2][-2]~q\ & 
-- ((\x_reg[10][-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\) # (GND))) # (!\x_reg[10][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\))))
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\ = CARRY((\x_reg[2][-2]~q\ & (\x_reg[10][-2]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[2][-2]~q\ & ((\x_reg[10][-2]~q\) # (!\g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-2]~q\,
	datab => \x_reg[10][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-4]~28\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~29_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\);

-- Location: FF_X42_Y26_N23
\g_radix4_1:2:u_radix4_1|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~q\);

-- Location: FF_X42_Y21_N7
\ar_sync[14][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-4]~q\);

-- Location: LCCOMB_X42_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ = (\ar_sync[14][-6]~q\ & ((\ar_sync[14][-7]~q\ & (\ar_sync[14][-5]~q\ & !\ar_sync[14][-4]~q\)) # (!\ar_sync[14][-7]~q\ & ((\ar_sync[14][-5]~q\) # (!\ar_sync[14][-4]~q\))))) # 
-- (!\ar_sync[14][-6]~q\ & (\ar_sync[14][-4]~q\ $ (((\ar_sync[14][-7]~q\ & !\ar_sync[14][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-7]~q\,
	datab => \ar_sync[14][-6]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\);

-- Location: FF_X42_Y26_N13
\g_radix4_1:2:u_radix4_1|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~q\);

-- Location: FF_X45_Y21_N27
\ar_sync[14][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-9]~q\);

-- Location: FF_X42_Y26_N9
\g_radix4_1:2:u_radix4_1|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~q\);

-- Location: FF_X45_Y21_N21
\ar_sync[14][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-11]~q\);

-- Location: FF_X42_Y26_N15
\g_radix4_1:2:u_radix4_1|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~q\);

-- Location: FF_X45_Y21_N5
\ar_sync[14][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-8]~q\);

-- Location: FF_X42_Y26_N11
\g_radix4_1:2:u_radix4_1|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~q\);

-- Location: FF_X45_Y21_N15
\ar_sync[14][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched[-9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-10]~q\);

-- Location: LCCOMB_X45_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ = (\ar_sync[14][-9]~q\ & ((\ar_sync[14][-8]~q\ & (\ar_sync[14][-11]~q\ & \ar_sync[14][-10]~q\)) # (!\ar_sync[14][-8]~q\ & ((!\ar_sync[14][-10]~q\))))) # (!\ar_sync[14][-9]~q\ 
-- & ((\ar_sync[14][-11]~q\ & ((\ar_sync[14][-8]~q\) # (\ar_sync[14][-10]~q\))) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X45_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ = (\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\ & (!\ar_sync[14][-10]~q\)) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-10]~q\ & \ar_sync[14][-8]~q\)))) # (!\ar_sync[14][-9]~q\ 
-- & ((\ar_sync[14][-11]~q\ & (\ar_sync[14][-10]~q\ & \ar_sync[14][-8]~q\)) # (!\ar_sync[14][-11]~q\ & ((\ar_sync[14][-10]~q\) # (\ar_sync[14][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-10]~q\,
	datad => \ar_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\);

-- Location: LCCOMB_X42_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ = (\ar_sync[14][-7]~q\ & ((\ar_sync[14][-6]~q\ & ((\ar_sync[14][-5]~q\) # (!\ar_sync[14][-4]~q\))) # (!\ar_sync[14][-6]~q\ & ((\ar_sync[14][-4]~q\) # 
-- (!\ar_sync[14][-5]~q\))))) # (!\ar_sync[14][-7]~q\ & (\ar_sync[14][-5]~q\ $ (((\ar_sync[14][-6]~q\ & \ar_sync[14][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-7]~q\,
	datab => \ar_sync[14][-6]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\);

-- Location: LCCOMB_X42_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4_combout\ = \ar_sync[14][-4]~q\ $ (\ar_sync[14][-6]~q\ $ (((\ar_sync[14][-7]~q\ & \ar_sync[14][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4_combout\);

-- Location: LCCOMB_X45_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5_combout\ = (\ar_sync[14][-10]~q\ & ((\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\) # (\ar_sync[14][-8]~q\))) # (!\ar_sync[14][-9]~q\ & (\ar_sync[14][-11]~q\ & \ar_sync[14][-8]~q\)))) 
-- # (!\ar_sync[14][-10]~q\ & (\ar_sync[14][-8]~q\ $ (((\ar_sync[14][-9]~q\) # (\ar_sync[14][-11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-10]~q\,
	datad => \ar_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5_combout\);

-- Location: LCCOMB_X45_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7_combout\ = (\ar_sync[14][-9]~q\ & (\ar_sync[14][-11]~q\ $ (((\ar_sync[14][-8]~q\) # (!\ar_sync[14][-10]~q\))))) # (!\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\ & 
-- ((\ar_sync[14][-8]~q\))) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-10]~q\ & !\ar_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-10]~q\,
	datad => \ar_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7_combout\);

-- Location: LCCOMB_X46_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6_combout\ = \ar_sync[14][-5]~q\ $ (\ar_sync[14][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6_combout\);

-- Location: LCCOMB_X45_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ = (\ar_sync[14][-8]~q\ & ((\ar_sync[14][-9]~q\ & ((!\ar_sync[14][-10]~q\) # (!\ar_sync[14][-11]~q\))) # (!\ar_sync[14][-9]~q\ & (!\ar_sync[14][-11]~q\ & 
-- !\ar_sync[14][-10]~q\)))) # (!\ar_sync[14][-8]~q\ & (\ar_sync[14][-10]~q\ $ (((!\ar_sync[14][-9]~q\ & \ar_sync[14][-11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X45_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\ = (\ar_sync[14][-9]~q\ & ((\ar_sync[14][-10]~q\ & ((\ar_sync[14][-11]~q\) # (!\ar_sync[14][-8]~q\))) # (!\ar_sync[14][-10]~q\ & ((\ar_sync[14][-8]~q\) # 
-- (!\ar_sync[14][-11]~q\))))) # (!\ar_sync[14][-9]~q\ & (\ar_sync[14][-11]~q\ $ (((\ar_sync[14][-10]~q\ & \ar_sync[14][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-10]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X46_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[14][-7]~q\ & \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X46_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ar_sync[14][-6]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ar_sync[14][-6]~q\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X46_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~7_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X46_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~4_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X46_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~3_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X46_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X42_Y26_N24
\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~31_combout\ = ((\x_reg[2][-1]~q\ $ (\x_reg[10][-1]~q\ $ (\g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\ = CARRY((\x_reg[2][-1]~q\ & ((!\g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\) # (!\x_reg[10][-1]~q\))) # (!\x_reg[2][-1]~q\ & (!\x_reg[10][-1]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[2][-1]~q\,
	datab => \x_reg[10][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-3]~30\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~31_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\);

-- Location: LCCOMB_X42_Y26_N26
\g_radix4_1:2:u_radix4_1|b1r_latched[-1]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~33_combout\ = (\x_reg[10][0]~q\ & ((\x_reg[2][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\)) # (!\x_reg[2][0]~q\ & ((\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\) # (GND))))) # (!\x_reg[10][0]~q\ & 
-- ((\x_reg[2][0]~q\ & (\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\ & VCC)) # (!\x_reg[2][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\))))
-- \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~34\ = CARRY((\x_reg[10][0]~q\ & ((!\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\) # (!\x_reg[2][0]~q\))) # (!\x_reg[10][0]~q\ & (!\x_reg[2][0]~q\ & !\g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][0]~q\,
	datab => \x_reg[2][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~32\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~33_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~34\);

-- Location: FF_X42_Y26_N27
\g_radix4_1:2:u_radix4_1|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~q\);

-- Location: LCCOMB_X49_Y21_N24
\ar_sync[14][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[14][-2]~feeder_combout\ = \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~q\,
	combout => \ar_sync[14][-2]~feeder_combout\);

-- Location: FF_X49_Y21_N25
\ar_sync[14][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[14][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-2]~q\);

-- Location: FF_X42_Y26_N25
\g_radix4_1:2:u_radix4_1|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~q\);

-- Location: LCCOMB_X49_Y21_N22
\ar_sync[14][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[14][-3]~feeder_combout\ = \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:2:u_radix4_1|b1r_latched[-2]~q\,
	combout => \ar_sync[14][-3]~feeder_combout\);

-- Location: FF_X49_Y21_N23
\ar_sync[14][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[14][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-3]~q\);

-- Location: LCCOMB_X47_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\ar_sync[14][-3]~q\ $ (VCC))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\ar_sync[14][-3]~q\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ar_sync[14][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ar_sync[14][-3]~q\,
	datad => VCC,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\);

-- Location: LCCOMB_X47_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ar_sync[14][-2]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\ & 
-- VCC)) # (!\ar_sync[14][-2]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ar_sync[14][-2]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\)) # (!\ar_sync[14][-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\ar_sync[14][-2]~q\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\) # (!\ar_sync[14][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \ar_sync[14][-2]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\);

-- Location: FF_X47_Y21_N11
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\);

-- Location: LCCOMB_X47_Y27_N2
\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\ = CARRY((\x_reg[6][-11]~q\) # (!\x_reg[14][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-11]~q\,
	datab => \x_reg[14][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X47_Y27_N4
\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~14_combout\ = (\x_reg[6][-10]~q\ & ((\x_reg[14][-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[14][-10]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\ & VCC)))) # 
-- (!\x_reg[6][-10]~q\ & ((\x_reg[14][-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\) # (GND))) # (!\x_reg[14][-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\))))
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\ = CARRY((\x_reg[6][-10]~q\ & (\x_reg[14][-10]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[6][-10]~q\ & ((\x_reg[14][-10]~q\) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-10]~q\,
	datab => \x_reg[14][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\);

-- Location: LCCOMB_X47_Y27_N6
\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~16_combout\ = ((\x_reg[14][-9]~q\ $ (\x_reg[6][-9]~q\ $ (\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\ = CARRY((\x_reg[14][-9]~q\ & (\x_reg[6][-9]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\)) # (!\x_reg[14][-9]~q\ & ((\x_reg[6][-9]~q\) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-9]~q\,
	datab => \x_reg[6][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~15\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\);

-- Location: LCCOMB_X47_Y27_N8
\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~18_combout\ = (\x_reg[14][-8]~q\ & ((\x_reg[6][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\)) # (!\x_reg[6][-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\) # (GND))))) # (!\x_reg[14][-8]~q\ & 
-- ((\x_reg[6][-8]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\ & VCC)) # (!\x_reg[6][-8]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\))))
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\ = CARRY((\x_reg[14][-8]~q\ & ((!\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\) # (!\x_reg[6][-8]~q\))) # (!\x_reg[14][-8]~q\ & (!\x_reg[6][-8]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-8]~q\,
	datab => \x_reg[6][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~17\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\);

-- Location: LCCOMB_X47_Y27_N10
\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~20_combout\ = ((\x_reg[6][-7]~q\ $ (\x_reg[14][-7]~q\ $ (\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\ = CARRY((\x_reg[6][-7]~q\ & ((!\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\) # (!\x_reg[14][-7]~q\))) # (!\x_reg[6][-7]~q\ & (!\x_reg[14][-7]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-7]~q\,
	datab => \x_reg[14][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~19\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\);

-- Location: LCCOMB_X47_Y27_N12
\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~22_combout\ = (\x_reg[6][-6]~q\ & ((\x_reg[14][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\)) # (!\x_reg[14][-6]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\ & VCC)))) # (!\x_reg[6][-6]~q\ & 
-- ((\x_reg[14][-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\) # (GND))) # (!\x_reg[14][-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\))))
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\ = CARRY((\x_reg[6][-6]~q\ & (\x_reg[14][-6]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\)) # (!\x_reg[6][-6]~q\ & ((\x_reg[14][-6]~q\) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-6]~q\,
	datab => \x_reg[14][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~21\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\);

-- Location: LCCOMB_X47_Y27_N14
\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~24_combout\ = ((\x_reg[14][-5]~q\ $ (\x_reg[6][-5]~q\ $ (\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\ = CARRY((\x_reg[14][-5]~q\ & (\x_reg[6][-5]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\)) # (!\x_reg[14][-5]~q\ & ((\x_reg[6][-5]~q\) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-5]~q\,
	datab => \x_reg[6][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~23\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\);

-- Location: LCCOMB_X47_Y27_N16
\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~26_combout\ = (\x_reg[14][-4]~q\ & ((\x_reg[6][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[6][-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\) # (GND))))) # (!\x_reg[14][-4]~q\ & 
-- ((\x_reg[6][-4]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\ & VCC)) # (!\x_reg[6][-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\))))
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\ = CARRY((\x_reg[14][-4]~q\ & ((!\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\) # (!\x_reg[6][-4]~q\))) # (!\x_reg[14][-4]~q\ & (!\x_reg[6][-4]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-4]~q\,
	datab => \x_reg[6][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~25\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\);

-- Location: LCCOMB_X47_Y27_N18
\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~28_combout\ = ((\x_reg[14][-3]~q\ $ (\x_reg[6][-3]~q\ $ (\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\ = CARRY((\x_reg[14][-3]~q\ & (\x_reg[6][-3]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\)) # (!\x_reg[14][-3]~q\ & ((\x_reg[6][-3]~q\) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-3]~q\,
	datab => \x_reg[6][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~27\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\);

-- Location: LCCOMB_X47_Y27_N20
\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~30_combout\ = (\x_reg[14][-2]~q\ & ((\x_reg[6][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\)) # (!\x_reg[6][-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\) # (GND))))) # (!\x_reg[14][-2]~q\ & 
-- ((\x_reg[6][-2]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\ & VCC)) # (!\x_reg[6][-2]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\))))
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\ = CARRY((\x_reg[14][-2]~q\ & ((!\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\) # (!\x_reg[6][-2]~q\))) # (!\x_reg[14][-2]~q\ & (!\x_reg[6][-2]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[14][-2]~q\,
	datab => \x_reg[6][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~29\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\);

-- Location: LCCOMB_X47_Y27_N22
\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~32_combout\ = ((\x_reg[6][-1]~q\ $ (\x_reg[14][-1]~q\ $ (\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\ = CARRY((\x_reg[6][-1]~q\ & ((!\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\) # (!\x_reg[14][-1]~q\))) # (!\x_reg[6][-1]~q\ & (!\x_reg[14][-1]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][-1]~q\,
	datab => \x_reg[14][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~31\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\);

-- Location: LCCOMB_X47_Y27_N24
\g_radix4_1:2:u_radix4_1|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~34_combout\ = (\x_reg[6][0]~q\ & ((\x_reg[14][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\)) # (!\x_reg[14][0]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\ & VCC)))) # (!\x_reg[6][0]~q\ & 
-- ((\x_reg[14][0]~q\ & ((\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\) # (GND))) # (!\x_reg[14][0]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\))))
-- \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~35\ = CARRY((\x_reg[6][0]~q\ & (\x_reg[14][0]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\)) # (!\x_reg[6][0]~q\ & ((\x_reg[14][0]~q\) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[6][0]~q\,
	datab => \x_reg[14][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~33\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~35\);

-- Location: FF_X47_Y27_N25
\g_radix4_1:2:u_radix4_1|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\);

-- Location: LCCOMB_X61_Y22_N28
\ai_sync[14][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[14][-2]~feeder_combout\ = \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\,
	combout => \ai_sync[14][-2]~feeder_combout\);

-- Location: FF_X61_Y22_N29
\ai_sync[14][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[14][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-2]~q\);

-- Location: LCCOMB_X47_Y27_N26
\g_radix4_1:2:u_radix4_1|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b3r_latched[0]~36_combout\ = \x_reg[14][0]~q\ $ (\g_radix4_1:2:u_radix4_1|b3r_latched[-1]~35\ $ (\x_reg[6][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \x_reg[14][0]~q\,
	datad => \x_reg[6][0]~q\,
	cin => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~35\,
	combout => \g_radix4_1:2:u_radix4_1|b3r_latched[0]~36_combout\);

-- Location: FF_X47_Y27_N27
\g_radix4_1:2:u_radix4_1|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched\(0));

-- Location: FF_X61_Y22_N1
\ai_sync[14][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-1]~q\);

-- Location: FF_X47_Y27_N23
\g_radix4_1:2:u_radix4_1|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\);

-- Location: LCCOMB_X61_Y22_N10
\ai_sync[14][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[14][-3]~feeder_combout\ = \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\,
	combout => \ai_sync[14][-3]~feeder_combout\);

-- Location: FF_X61_Y22_N11
\ai_sync[14][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[14][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-3]~q\);

-- Location: LCCOMB_X65_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ = (\ai_sync[14][-2]~q\ & (\ai_sync[14][-1]~q\ & !\ai_sync[14][-3]~q\)) # (!\ai_sync[14][-2]~q\ & ((\ai_sync[14][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-2]~q\,
	datac => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\);

-- Location: FF_X47_Y27_N17
\g_radix4_1:2:u_radix4_1|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\);

-- Location: FF_X60_Y21_N31
\ai_sync[14][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-6]~q\);

-- Location: FF_X47_Y27_N15
\g_radix4_1:2:u_radix4_1|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\);

-- Location: FF_X60_Y21_N5
\ai_sync[14][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-7]~q\);

-- Location: FF_X47_Y27_N21
\g_radix4_1:2:u_radix4_1|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\);

-- Location: FF_X60_Y21_N1
\ai_sync[14][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-4]~q\);

-- Location: FF_X47_Y27_N19
\g_radix4_1:2:u_radix4_1|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\);

-- Location: FF_X60_Y21_N11
\ai_sync[14][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-5]~q\);

-- Location: LCCOMB_X60_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ = (\ai_sync[14][-6]~q\ & ((\ai_sync[14][-7]~q\ & ((\ai_sync[14][-4]~q\) # (!\ai_sync[14][-5]~q\))) # (!\ai_sync[14][-7]~q\ & (\ai_sync[14][-4]~q\ & !\ai_sync[14][-5]~q\)))) # 
-- (!\ai_sync[14][-6]~q\ & ((\ai_sync[14][-4]~q\ & (\ai_sync[14][-7]~q\ & !\ai_sync[14][-5]~q\)) # (!\ai_sync[14][-4]~q\ & ((\ai_sync[14][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-4]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\);

-- Location: FF_X47_Y27_N9
\g_radix4_1:2:u_radix4_1|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\);

-- Location: FF_X63_Y21_N27
\ai_sync[14][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-10]~q\);

-- Location: FF_X47_Y27_N13
\g_radix4_1:2:u_radix4_1|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\);

-- Location: FF_X63_Y21_N1
\ai_sync[14][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-8]~q\);

-- Location: FF_X47_Y27_N7
\g_radix4_1:2:u_radix4_1|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\);

-- Location: FF_X63_Y21_N19
\ai_sync[14][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-11]~q\);

-- Location: FF_X47_Y27_N11
\g_radix4_1:2:u_radix4_1|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\);

-- Location: FF_X63_Y21_N25
\ai_sync[14][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[14][-9]~q\);

-- Location: LCCOMB_X63_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ = (\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\ & (!\ai_sync[14][-11]~q\ & \ai_sync[14][-9]~q\)) # (!\ai_sync[14][-8]~q\ & ((\ai_sync[14][-9]~q\) # 
-- (!\ai_sync[14][-11]~q\))))) # (!\ai_sync[14][-10]~q\ & (\ai_sync[14][-8]~q\ $ (((\ai_sync[14][-11]~q\ & !\ai_sync[14][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X60_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ = (\ai_sync[14][-5]~q\ & ((\ai_sync[14][-7]~q\ & (!\ai_sync[14][-6]~q\ & !\ai_sync[14][-4]~q\)) # (!\ai_sync[14][-7]~q\ & (\ai_sync[14][-6]~q\ & \ai_sync[14][-4]~q\)))) # 
-- (!\ai_sync[14][-5]~q\ & ((\ai_sync[14][-7]~q\ & (\ai_sync[14][-6]~q\ & \ai_sync[14][-4]~q\)) # (!\ai_sync[14][-7]~q\ & (\ai_sync[14][-6]~q\ $ (\ai_sync[14][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X63_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ = (\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\ & (\ai_sync[14][-11]~q\ & \ai_sync[14][-9]~q\)) # (!\ai_sync[14][-8]~q\ & ((\ai_sync[14][-11]~q\) # (\ai_sync[14][-9]~q\))))) # 
-- (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-11]~q\ $ (\ai_sync[14][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X60_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\ = (\ai_sync[14][-5]~q\ & (\ai_sync[14][-6]~q\ $ (\ai_sync[14][-7]~q\ $ (!\ai_sync[14][-4]~q\)))) # (!\ai_sync[14][-5]~q\ & ((\ai_sync[14][-6]~q\ & (!\ai_sync[14][-7]~q\ & 
-- \ai_sync[14][-4]~q\)) # (!\ai_sync[14][-6]~q\ & (\ai_sync[14][-7]~q\ & !\ai_sync[14][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-5]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\);

-- Location: LCCOMB_X63_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\ = (\ai_sync[14][-8]~q\ & (\ai_sync[14][-10]~q\ $ (((\ai_sync[14][-11]~q\) # (\ai_sync[14][-9]~q\))))) # (!\ai_sync[14][-8]~q\ & (\ai_sync[14][-10]~q\ & 
-- ((!\ai_sync[14][-9]~q\) # (!\ai_sync[14][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\);

-- Location: LCCOMB_X60_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ = (\ai_sync[14][-7]~q\ & (\ai_sync[14][-5]~q\ $ (((\ai_sync[14][-6]~q\ & \ai_sync[14][-4]~q\))))) # (!\ai_sync[14][-7]~q\ & (!\ai_sync[14][-5]~q\ & ((\ai_sync[14][-6]~q\) # 
-- (\ai_sync[14][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-5]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X63_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ = \ai_sync[14][-11]~q\ $ (((\ai_sync[14][-8]~q\ & ((!\ai_sync[14][-9]~q\))) # (!\ai_sync[14][-8]~q\ & (\ai_sync[14][-10]~q\ & \ai_sync[14][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\);

-- Location: LCCOMB_X63_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ = (\ai_sync[14][-10]~q\ & ((\ai_sync[14][-9]~q\ & (\ai_sync[14][-11]~q\ & \ai_sync[14][-8]~q\)) # (!\ai_sync[14][-9]~q\ & ((\ai_sync[14][-11]~q\) # (\ai_sync[14][-8]~q\))))) 
-- # (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-9]~q\ & ((!\ai_sync[14][-8]~q\))) # (!\ai_sync[14][-9]~q\ & (\ai_sync[14][-11]~q\ & \ai_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-9]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X60_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\ = (\ai_sync[14][-7]~q\ & ((\ai_sync[14][-6]~q\ $ (!\ai_sync[14][-4]~q\)))) # (!\ai_sync[14][-7]~q\ & (!\ai_sync[14][-6]~q\ & ((\ai_sync[14][-5]~q\) # (\ai_sync[14][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\);

-- Location: LCCOMB_X60_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6_combout\ = \ai_sync[14][-4]~q\ $ (((!\ai_sync[14][-7]~q\ & ((\ai_sync[14][-5]~q\) # (\ai_sync[14][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6_combout\);

-- Location: LCCOMB_X63_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ = (\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\ & (\ai_sync[14][-11]~q\ $ (\ai_sync[14][-9]~q\))) # (!\ai_sync[14][-8]~q\ & (!\ai_sync[14][-11]~q\ & !\ai_sync[14][-9]~q\)))) # 
-- (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\ & (!\ai_sync[14][-11]~q\ & !\ai_sync[14][-9]~q\)) # (!\ai_sync[14][-8]~q\ & (\ai_sync[14][-11]~q\ & \ai_sync[14][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X60_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7_combout\ = \ai_sync[14][-5]~q\ $ (((\ai_sync[14][-7]~q\) # (\ai_sync[14][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7_combout\);

-- Location: LCCOMB_X63_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\ = (\ai_sync[14][-9]~q\ & (\ai_sync[14][-10]~q\ $ (\ai_sync[14][-11]~q\ $ (!\ai_sync[14][-8]~q\)))) # (!\ai_sync[14][-9]~q\ & ((\ai_sync[14][-10]~q\ & (!\ai_sync[14][-11]~q\ & 
-- \ai_sync[14][-8]~q\)) # (!\ai_sync[14][-10]~q\ & (\ai_sync[14][-11]~q\ & !\ai_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-11]~q\,
	datac => \ai_sync[14][-9]~q\,
	datad => \ai_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X60_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8_combout\ = \ai_sync[14][-7]~q\ $ (\ai_sync[14][-6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8_combout\);

-- Location: LCCOMB_X63_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\ = (\ai_sync[14][-11]~q\ & (\ai_sync[14][-9]~q\ $ (((\ai_sync[14][-10]~q\ & \ai_sync[14][-8]~q\))))) # (!\ai_sync[14][-11]~q\ & (!\ai_sync[14][-9]~q\ & ((\ai_sync[14][-10]~q\) # 
-- (\ai_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-11]~q\,
	datac => \ai_sync[14][-9]~q\,
	datad => \ai_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X63_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~combout\ = (\ai_sync[14][-11]~q\ & (\ai_sync[14][-10]~q\ $ (((!\ai_sync[14][-8]~q\))))) # (!\ai_sync[14][-11]~q\ & (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-9]~q\) # 
-- (\ai_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-11]~q\,
	datac => \ai_sync[14][-9]~q\,
	datad => \ai_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~combout\);

-- Location: LCCOMB_X62_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ai_sync[14][-7]~q\ & \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X62_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][1]~8_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X62_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~7_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X62_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~6_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X62_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X62_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X62_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~2_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X62_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X62_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X61_Y22_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ = (\ai_sync[14][-3]~q\ & (\ai_sync[14][-1]~q\)) # (!\ai_sync[14][-3]~q\ & (!\ai_sync[14][-1]~q\ & \ai_sync[14][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-3]~q\,
	datab => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\);

-- Location: LCCOMB_X61_Y22_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]~combout\ = \ai_sync[14][-1]~q\ $ (((\ai_sync[14][-3]~q\) # (\ai_sync[14][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-3]~q\,
	datab => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]~combout\);

-- Location: LCCOMB_X61_Y22_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ = \ai_sync[14][-2]~q\ $ (\ai_sync[14][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-2]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\);

-- Location: LCCOMB_X61_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\ = CARRY((\ai_sync[14][-3]~q\ & \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\);

-- Location: LCCOMB_X61_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ 
-- & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15_cout\);

-- Location: LCCOMB_X61_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][2]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~15_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\);

-- Location: LCCOMB_X61_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\)) 
-- # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\);

-- Location: LCCOMB_X61_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\);

-- Location: FF_X61_Y21_N11
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\);

-- Location: FF_X61_Y21_N9
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\);

-- Location: FF_X47_Y21_N9
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\);

-- Location: LCCOMB_X57_Y21_N2
\bi_latched[14][-11]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-11]~105_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ & ((GND) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ $ (GND)))
-- \bi_latched[14][-11]~106\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\,
	datad => VCC,
	combout => \bi_latched[14][-11]~105_combout\,
	cout => \bi_latched[14][-11]~106\);

-- Location: LCCOMB_X57_Y21_N4
\bi_latched[14][-10]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-10]~107_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & (!\bi_latched[14][-11]~106\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & 
-- ((\bi_latched[14][-11]~106\) # (GND))))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & (\bi_latched[14][-11]~106\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ 
-- & (!\bi_latched[14][-11]~106\))))
-- \bi_latched[14][-10]~108\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((!\bi_latched[14][-11]~106\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & !\bi_latched[14][-11]~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\,
	datad => VCC,
	cin => \bi_latched[14][-11]~106\,
	combout => \bi_latched[14][-10]~107_combout\,
	cout => \bi_latched[14][-10]~108\);

-- Location: FF_X57_Y21_N5
\bi_latched[14][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-10]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-10]~q\);

-- Location: FF_X57_Y21_N3
\bi_latched[14][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-11]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-11]~q\);

-- Location: LCCOMB_X58_Y19_N2
\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a21\) # (!\bi_latched[14][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-11]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a21\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\);

-- Location: LCCOMB_X58_Y19_N4
\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~14_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & ((\bi_latched[14][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\)) # 
-- (!\bi_latched[14][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & ((\bi_latched[14][-10]~q\ & 
-- ((\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\) # (GND))) # (!\bi_latched[14][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\))))
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & (\bi_latched[14][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & ((\bi_latched[14][-10]~q\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\,
	datab => \bi_latched[14][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\);

-- Location: FF_X58_Y19_N5
\g_radix4_2:3:u_radix4_2|b1i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~q\);

-- Location: LCCOMB_X39_Y29_N0
\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12_cout\ = CARRY((\x_reg[1][-11]~q\) # (!\x_reg[9][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-11]~q\,
	datab => \x_reg[1][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12_cout\);

-- Location: LCCOMB_X39_Y29_N2
\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\ = CARRY((\x_reg[9][-10]~q\ & ((!\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12_cout\) # (!\x_reg[1][-10]~q\))) # (!\x_reg[9][-10]~q\ & (!\x_reg[1][-10]~q\ & 
-- !\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-10]~q\,
	datab => \x_reg[1][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~12_cout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\);

-- Location: LCCOMB_X39_Y29_N4
\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~15_combout\ = ((\x_reg[1][-9]~q\ $ (\x_reg[9][-9]~q\ $ (\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\ = CARRY((\x_reg[1][-9]~q\ & ((!\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\) # (!\x_reg[9][-9]~q\))) # (!\x_reg[1][-9]~q\ & (!\x_reg[9][-9]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-9]~q\,
	datab => \x_reg[9][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~14_cout\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~15_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\);

-- Location: LCCOMB_X39_Y29_N6
\g_radix4_1:1:u_radix4_1|b1r_latched[-9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~17_combout\ = (\x_reg[9][-8]~q\ & ((\x_reg[1][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\)) # (!\x_reg[1][-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\) # (GND))))) # (!\x_reg[9][-8]~q\ & 
-- ((\x_reg[1][-8]~q\ & (\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\ & VCC)) # (!\x_reg[1][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\))))
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\ = CARRY((\x_reg[9][-8]~q\ & ((!\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\) # (!\x_reg[1][-8]~q\))) # (!\x_reg[9][-8]~q\ & (!\x_reg[1][-8]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-8]~q\,
	datab => \x_reg[1][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~16\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~17_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\);

-- Location: LCCOMB_X39_Y29_N8
\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~19_combout\ = ((\x_reg[9][-7]~q\ $ (\x_reg[1][-7]~q\ $ (\g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\ = CARRY((\x_reg[9][-7]~q\ & (\x_reg[1][-7]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\)) # (!\x_reg[9][-7]~q\ & ((\x_reg[1][-7]~q\) # (!\g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-7]~q\,
	datab => \x_reg[1][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~18\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~19_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\);

-- Location: LCCOMB_X39_Y29_N10
\g_radix4_1:1:u_radix4_1|b1r_latched[-7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~21_combout\ = (\x_reg[1][-6]~q\ & ((\x_reg[9][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[9][-6]~q\ & (\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\ & VCC)))) # (!\x_reg[1][-6]~q\ & 
-- ((\x_reg[9][-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\) # (GND))) # (!\x_reg[9][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\))))
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\ = CARRY((\x_reg[1][-6]~q\ & (\x_reg[9][-6]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[1][-6]~q\ & ((\x_reg[9][-6]~q\) # (!\g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-6]~q\,
	datab => \x_reg[9][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~20\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~21_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\);

-- Location: LCCOMB_X39_Y29_N12
\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~23_combout\ = ((\x_reg[9][-5]~q\ $ (\x_reg[1][-5]~q\ $ (\g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\ = CARRY((\x_reg[9][-5]~q\ & (\x_reg[1][-5]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\)) # (!\x_reg[9][-5]~q\ & ((\x_reg[1][-5]~q\) # (!\g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-5]~q\,
	datab => \x_reg[1][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~22\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~23_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\);

-- Location: LCCOMB_X39_Y29_N14
\g_radix4_1:1:u_radix4_1|b1r_latched[-5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~25_combout\ = (\x_reg[9][-4]~q\ & ((\x_reg[1][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\)) # (!\x_reg[1][-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\) # (GND))))) # (!\x_reg[9][-4]~q\ & 
-- ((\x_reg[1][-4]~q\ & (\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\ & VCC)) # (!\x_reg[1][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\))))
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\ = CARRY((\x_reg[9][-4]~q\ & ((!\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\) # (!\x_reg[1][-4]~q\))) # (!\x_reg[9][-4]~q\ & (!\x_reg[1][-4]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-4]~q\,
	datab => \x_reg[1][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~24\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~25_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\);

-- Location: LCCOMB_X39_Y29_N16
\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~27_combout\ = ((\x_reg[9][-3]~q\ $ (\x_reg[1][-3]~q\ $ (\g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\ = CARRY((\x_reg[9][-3]~q\ & (\x_reg[1][-3]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\)) # (!\x_reg[9][-3]~q\ & ((\x_reg[1][-3]~q\) # (!\g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][-3]~q\,
	datab => \x_reg[1][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~26\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~27_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\);

-- Location: LCCOMB_X39_Y29_N18
\g_radix4_1:1:u_radix4_1|b1r_latched[-3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~29_combout\ = (\x_reg[1][-2]~q\ & ((\x_reg[9][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[9][-2]~q\ & (\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\ & VCC)))) # (!\x_reg[1][-2]~q\ & 
-- ((\x_reg[9][-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\) # (GND))) # (!\x_reg[9][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\))))
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\ = CARRY((\x_reg[1][-2]~q\ & (\x_reg[9][-2]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[1][-2]~q\ & ((\x_reg[9][-2]~q\) # (!\g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-2]~q\,
	datab => \x_reg[9][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~28\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~29_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\);

-- Location: LCCOMB_X39_Y29_N20
\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~31_combout\ = ((\x_reg[1][-1]~q\ $ (\x_reg[9][-1]~q\ $ (\g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\ = CARRY((\x_reg[1][-1]~q\ & ((!\g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\) # (!\x_reg[9][-1]~q\))) # (!\x_reg[1][-1]~q\ & (!\x_reg[9][-1]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[1][-1]~q\,
	datab => \x_reg[9][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~30\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~31_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\);

-- Location: LCCOMB_X39_Y29_N22
\g_radix4_1:1:u_radix4_1|b1r_latched[-1]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~33_combout\ = (\x_reg[9][0]~q\ & ((\x_reg[1][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\)) # (!\x_reg[1][0]~q\ & ((\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\) # (GND))))) # (!\x_reg[9][0]~q\ & 
-- ((\x_reg[1][0]~q\ & (\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\ & VCC)) # (!\x_reg[1][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\))))
-- \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~34\ = CARRY((\x_reg[9][0]~q\ & ((!\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\) # (!\x_reg[1][0]~q\))) # (!\x_reg[9][0]~q\ & (!\x_reg[1][0]~q\ & !\g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][0]~q\,
	datab => \x_reg[1][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~32\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~33_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~34\);

-- Location: FF_X39_Y29_N23
\g_radix4_1:1:u_radix4_1|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~q\);

-- Location: LCCOMB_X44_Y32_N22
\ar_sync[13][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[13][-2]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~q\,
	combout => \ar_sync[13][-2]~feeder_combout\);

-- Location: FF_X44_Y32_N23
\ar_sync[13][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[13][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-2]~q\);

-- Location: LCCOMB_X39_Y29_N24
\g_radix4_1:1:u_radix4_1|b1r_latched[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b1r_latched[0]~35_combout\ = \x_reg[9][0]~q\ $ (\g_radix4_1:1:u_radix4_1|b1r_latched[-1]~34\ $ (\x_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[9][0]~q\,
	datad => \x_reg[1][0]~q\,
	cin => \g_radix4_1:1:u_radix4_1|b1r_latched[-1]~34\,
	combout => \g_radix4_1:1:u_radix4_1|b1r_latched[0]~35_combout\);

-- Location: FF_X39_Y29_N25
\g_radix4_1:1:u_radix4_1|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched\(0));

-- Location: LCCOMB_X45_Y32_N0
\ar_sync[13][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[13][-1]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b1r_latched\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b1r_latched\(0),
	combout => \ar_sync[13][-1]~feeder_combout\);

-- Location: FF_X45_Y32_N1
\ar_sync[13][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[13][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-1]~q\);

-- Location: FF_X39_Y29_N21
\g_radix4_1:1:u_radix4_1|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~q\);

-- Location: LCCOMB_X44_Y32_N28
\ar_sync[13][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[13][-3]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b1r_latched[-2]~q\,
	combout => \ar_sync[13][-3]~feeder_combout\);

-- Location: FF_X44_Y32_N29
\ar_sync[13][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[13][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-3]~q\);

-- Location: LCCOMB_X46_Y32_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ = (\ar_sync[13][-1]~q\ & ((\ar_sync[13][-3]~q\))) # (!\ar_sync[13][-1]~q\ & (\ar_sync[13][-2]~q\ & !\ar_sync[13][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-2]~q\,
	datac => \ar_sync[13][-1]~q\,
	datad => \ar_sync[13][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\);

-- Location: FF_X39_Y29_N9
\g_radix4_1:1:u_radix4_1|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~q\);

-- Location: FF_X42_Y33_N13
\ar_sync[13][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-9]~q\);

-- Location: FF_X39_Y29_N5
\g_radix4_1:1:u_radix4_1|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~q\);

-- Location: FF_X42_Y33_N15
\ar_sync[13][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-11]~q\);

-- Location: FF_X39_Y29_N11
\g_radix4_1:1:u_radix4_1|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~q\);

-- Location: FF_X42_Y33_N3
\ar_sync[13][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-8]~q\);

-- Location: FF_X39_Y29_N7
\g_radix4_1:1:u_radix4_1|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~q\);

-- Location: LCCOMB_X42_Y33_N24
\ar_sync[13][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[13][-10]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b1r_latched[-9]~q\,
	combout => \ar_sync[13][-10]~feeder_combout\);

-- Location: FF_X42_Y33_N25
\ar_sync[13][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[13][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-10]~q\);

-- Location: LCCOMB_X42_Y33_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\ = (\ar_sync[13][-9]~q\ & (((!\ar_sync[13][-8]~q\ & \ar_sync[13][-10]~q\)))) # (!\ar_sync[13][-9]~q\ & (\ar_sync[13][-8]~q\ & ((!\ar_sync[13][-10]~q\) # 
-- (!\ar_sync[13][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-11]~q\,
	datac => \ar_sync[13][-8]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\);

-- Location: FF_X39_Y29_N13
\g_radix4_1:1:u_radix4_1|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~q\);

-- Location: FF_X45_Y33_N17
\ar_sync[13][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-7]~q\);

-- Location: FF_X39_Y29_N17
\g_radix4_1:1:u_radix4_1|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~q\);

-- Location: FF_X45_Y33_N27
\ar_sync[13][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-5]~q\);

-- Location: FF_X39_Y29_N19
\g_radix4_1:1:u_radix4_1|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~q\);

-- Location: FF_X45_Y33_N31
\ar_sync[13][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-4]~q\);

-- Location: FF_X39_Y29_N15
\g_radix4_1:1:u_radix4_1|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~q\);

-- Location: FF_X45_Y33_N13
\ar_sync[13][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b1r_latched[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[13][-6]~q\);

-- Location: LCCOMB_X45_Y33_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ = (\ar_sync[13][-4]~q\ & ((\ar_sync[13][-5]~q\) # ((\ar_sync[13][-7]~q\) # (\ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\);

-- Location: LCCOMB_X42_Y33_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ = \ar_sync[13][-8]~q\ $ (((\ar_sync[13][-9]~q\ & ((!\ar_sync[13][-10]~q\))) # (!\ar_sync[13][-9]~q\ & (\ar_sync[13][-11]~q\ & \ar_sync[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-11]~q\,
	datac => \ar_sync[13][-8]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X45_Y33_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ = (\ar_sync[13][-5]~q\ & (((\ar_sync[13][-6]~q\) # (\ar_sync[13][-7]~q\)))) # (!\ar_sync[13][-5]~q\ & (\ar_sync[13][-4]~q\ & (!\ar_sync[13][-6]~q\ & !\ar_sync[13][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-4]~q\,
	datac => \ar_sync[13][-6]~q\,
	datad => \ar_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X42_Y33_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ = \ar_sync[13][-9]~q\ $ (((!\ar_sync[13][-11]~q\ & \ar_sync[13][-10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X45_Y33_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\ = (\ar_sync[13][-7]~q\ & (((\ar_sync[13][-6]~q\)))) # (!\ar_sync[13][-7]~q\ & (!\ar_sync[13][-6]~q\ & ((\ar_sync[13][-4]~q\) # (\ar_sync[13][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-4]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-5]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X46_Y33_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ = \ar_sync[13][-11]~q\ $ (\ar_sync[13][-10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\);

-- Location: LCCOMB_X45_Y33_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\ = (!\ar_sync[13][-7]~q\ & ((\ar_sync[13][-5]~q\) # ((\ar_sync[13][-4]~q\) # (\ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\);

-- Location: LCCOMB_X42_Y33_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\ = (\ar_sync[13][-8]~q\ & ((\ar_sync[13][-9]~q\) # ((\ar_sync[13][-10]~q\) # (\ar_sync[13][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\);

-- Location: LCCOMB_X45_Y33_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]~combout\ = \ar_sync[13][-4]~q\ $ (((\ar_sync[13][-5]~q\) # ((\ar_sync[13][-7]~q\) # (\ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]~combout\);

-- Location: LCCOMB_X45_Y33_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]~combout\ = \ar_sync[13][-5]~q\ $ (((\ar_sync[13][-6]~q\) # (\ar_sync[13][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-6]~q\,
	datac => \ar_sync[13][-5]~q\,
	datad => \ar_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]~combout\);

-- Location: LCCOMB_X42_Y33_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ = (\ar_sync[13][-9]~q\ & (((\ar_sync[13][-11]~q\) # (\ar_sync[13][-10]~q\)))) # (!\ar_sync[13][-9]~q\ & (\ar_sync[13][-8]~q\ & (!\ar_sync[13][-11]~q\ & 
-- !\ar_sync[13][-10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-8]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\);

-- Location: LCCOMB_X42_Y33_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]~combout\ = (\ar_sync[13][-10]~q\ & (((\ar_sync[13][-11]~q\)))) # (!\ar_sync[13][-10]~q\ & (!\ar_sync[13][-11]~q\ & ((\ar_sync[13][-9]~q\) # (\ar_sync[13][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X45_Y33_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ = \ar_sync[13][-6]~q\ $ (\ar_sync[13][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-6]~q\,
	datad => \ar_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\);

-- Location: LCCOMB_X42_Y33_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][4]~5_combout\ = (!\ar_sync[13][-11]~q\ & ((\ar_sync[13][-9]~q\) # ((\ar_sync[13][-10]~q\) # (\ar_sync[13][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][4]~5_combout\);

-- Location: LCCOMB_X46_Y33_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][4]~5_combout\ & \ar_sync[13][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][4]~5_combout\,
	datab => \ar_sync[13][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X46_Y33_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][5]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X46_Y33_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][2]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X46_Y33_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][3]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X46_Y33_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\ar_sync[13][-11]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\ar_sync[13][-11]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\ar_sync[13][-11]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][4]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X46_Y33_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X46_Y33_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X46_Y33_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X46_Y33_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\ $ (\ar_sync[13][-7]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\ & ((\ar_sync[13][-7]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\ & (\ar_sync[13][-7]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~combout\,
	datab => \ar_sync[13][-7]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X44_Y33_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ = (\ar_sync[13][-1]~q\) # ((!\ar_sync[13][-2]~q\ & !\ar_sync[13][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[13][-2]~q\,
	datac => \ar_sync[13][-3]~q\,
	datad => \ar_sync[13][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\);

-- Location: LCCOMB_X45_Y32_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ = \ar_sync[13][-1]~q\ $ (((\ar_sync[13][-3]~q\) # (\ar_sync[13][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[13][-3]~q\,
	datac => \ar_sync[13][-2]~q\,
	datad => \ar_sync[13][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X47_Y33_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]~combout\ = \ar_sync[13][-3]~q\ $ (\ar_sync[13][-2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[13][-3]~q\,
	datad => \ar_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]~combout\);

-- Location: LCCOMB_X47_Y33_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ar_sync[13][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ar_sync[13][-3]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_cout\);

-- Location: LCCOMB_X47_Y33_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]~combout\ 
-- & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][1]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~12_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_cout\);

-- Location: LCCOMB_X47_Y33_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\);

-- Location: LCCOMB_X47_Y33_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~17_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ 
-- & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\ & VCC)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\) 
-- # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~16_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~17_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\);

-- Location: LCCOMB_X47_Y33_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~19_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~18\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~19_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\);

-- Location: FF_X47_Y33_N13
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\);

-- Location: LCCOMB_X43_Y31_N2
\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\ = CARRY((\x_reg[5][-11]~q\) # (!\x_reg[13][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-11]~q\,
	datab => \x_reg[13][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X43_Y31_N4
\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~14_combout\ = (\x_reg[5][-10]~q\ & ((\x_reg[13][-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[13][-10]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\ & VCC)))) # 
-- (!\x_reg[5][-10]~q\ & ((\x_reg[13][-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\) # (GND))) # (!\x_reg[13][-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\))))
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\ = CARRY((\x_reg[5][-10]~q\ & (\x_reg[13][-10]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[5][-10]~q\ & ((\x_reg[13][-10]~q\) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-10]~q\,
	datab => \x_reg[13][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\);

-- Location: LCCOMB_X43_Y31_N6
\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~16_combout\ = ((\x_reg[13][-9]~q\ $ (\x_reg[5][-9]~q\ $ (\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\ = CARRY((\x_reg[13][-9]~q\ & (\x_reg[5][-9]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\)) # (!\x_reg[13][-9]~q\ & ((\x_reg[5][-9]~q\) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-9]~q\,
	datab => \x_reg[5][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~15\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\);

-- Location: LCCOMB_X43_Y31_N8
\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~18_combout\ = (\x_reg[5][-8]~q\ & ((\x_reg[13][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\)) # (!\x_reg[13][-8]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\ & VCC)))) # (!\x_reg[5][-8]~q\ & 
-- ((\x_reg[13][-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\) # (GND))) # (!\x_reg[13][-8]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\))))
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\ = CARRY((\x_reg[5][-8]~q\ & (\x_reg[13][-8]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\)) # (!\x_reg[5][-8]~q\ & ((\x_reg[13][-8]~q\) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-8]~q\,
	datab => \x_reg[13][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~17\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\);

-- Location: LCCOMB_X43_Y31_N10
\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~20_combout\ = ((\x_reg[13][-7]~q\ $ (\x_reg[5][-7]~q\ $ (\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\ = CARRY((\x_reg[13][-7]~q\ & (\x_reg[5][-7]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\)) # (!\x_reg[13][-7]~q\ & ((\x_reg[5][-7]~q\) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-7]~q\,
	datab => \x_reg[5][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~19\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\);

-- Location: LCCOMB_X43_Y31_N12
\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~22_combout\ = (\x_reg[13][-6]~q\ & ((\x_reg[5][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\)) # (!\x_reg[5][-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\) # (GND))))) # (!\x_reg[13][-6]~q\ & 
-- ((\x_reg[5][-6]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\ & VCC)) # (!\x_reg[5][-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\))))
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\ = CARRY((\x_reg[13][-6]~q\ & ((!\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\) # (!\x_reg[5][-6]~q\))) # (!\x_reg[13][-6]~q\ & (!\x_reg[5][-6]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-6]~q\,
	datab => \x_reg[5][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~21\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\);

-- Location: LCCOMB_X43_Y31_N14
\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~24_combout\ = ((\x_reg[5][-5]~q\ $ (\x_reg[13][-5]~q\ $ (\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\ = CARRY((\x_reg[5][-5]~q\ & ((!\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\) # (!\x_reg[13][-5]~q\))) # (!\x_reg[5][-5]~q\ & (!\x_reg[13][-5]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-5]~q\,
	datab => \x_reg[13][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~23\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\);

-- Location: LCCOMB_X43_Y31_N16
\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~26_combout\ = (\x_reg[5][-4]~q\ & ((\x_reg[13][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[13][-4]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\ & VCC)))) # (!\x_reg[5][-4]~q\ & 
-- ((\x_reg[13][-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\) # (GND))) # (!\x_reg[13][-4]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\))))
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\ = CARRY((\x_reg[5][-4]~q\ & (\x_reg[13][-4]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[5][-4]~q\ & ((\x_reg[13][-4]~q\) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-4]~q\,
	datab => \x_reg[13][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~25\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\);

-- Location: LCCOMB_X43_Y31_N18
\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~28_combout\ = ((\x_reg[13][-3]~q\ $ (\x_reg[5][-3]~q\ $ (\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\ = CARRY((\x_reg[13][-3]~q\ & (\x_reg[5][-3]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\)) # (!\x_reg[13][-3]~q\ & ((\x_reg[5][-3]~q\) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-3]~q\,
	datab => \x_reg[5][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~27\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\);

-- Location: LCCOMB_X43_Y31_N20
\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~30_combout\ = (\x_reg[13][-2]~q\ & ((\x_reg[5][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\)) # (!\x_reg[5][-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\) # (GND))))) # (!\x_reg[13][-2]~q\ & 
-- ((\x_reg[5][-2]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\ & VCC)) # (!\x_reg[5][-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\))))
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\ = CARRY((\x_reg[13][-2]~q\ & ((!\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\) # (!\x_reg[5][-2]~q\))) # (!\x_reg[13][-2]~q\ & (!\x_reg[5][-2]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][-2]~q\,
	datab => \x_reg[5][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~29\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\);

-- Location: FF_X43_Y31_N21
\g_radix4_1:1:u_radix4_1|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\);

-- Location: FF_X60_Y30_N7
\ai_sync[13][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-4]~q\);

-- Location: FF_X43_Y31_N17
\g_radix4_1:1:u_radix4_1|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\);

-- Location: FF_X60_Y30_N29
\ai_sync[13][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-6]~q\);

-- Location: FF_X43_Y31_N19
\g_radix4_1:1:u_radix4_1|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\);

-- Location: FF_X60_Y30_N23
\ai_sync[13][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-5]~q\);

-- Location: FF_X43_Y31_N15
\g_radix4_1:1:u_radix4_1|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\);

-- Location: FF_X60_Y30_N9
\ai_sync[13][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-7]~q\);

-- Location: LCCOMB_X60_Y30_N24
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ = (\ai_sync[13][-6]~q\ & (\ai_sync[13][-4]~q\ $ (((\ai_sync[13][-5]~q\ & \ai_sync[13][-7]~q\))))) # (!\ai_sync[13][-6]~q\ & ((\ai_sync[13][-4]~q\ & (!\ai_sync[13][-5]~q\ & 
-- !\ai_sync[13][-7]~q\)) # (!\ai_sync[13][-4]~q\ & (\ai_sync[13][-5]~q\ $ (\ai_sync[13][-7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-6]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\);

-- Location: FF_X43_Y31_N13
\g_radix4_1:1:u_radix4_1|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\);

-- Location: FF_X58_Y32_N19
\ai_sync[13][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-8]~q\);

-- Location: FF_X43_Y31_N11
\g_radix4_1:1:u_radix4_1|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\);

-- Location: FF_X58_Y32_N9
\ai_sync[13][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-9]~q\);

-- Location: FF_X43_Y31_N7
\g_radix4_1:1:u_radix4_1|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\);

-- Location: FF_X58_Y32_N5
\ai_sync[13][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-11]~q\);

-- Location: FF_X43_Y31_N9
\g_radix4_1:1:u_radix4_1|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\);

-- Location: LCCOMB_X58_Y32_N30
\ai_sync[13][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[13][-10]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\,
	combout => \ai_sync[13][-10]~feeder_combout\);

-- Location: FF_X58_Y32_N31
\ai_sync[13][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[13][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-10]~q\);

-- Location: LCCOMB_X58_Y32_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ = (\ai_sync[13][-11]~q\ & (((\ai_sync[13][-8]~q\ & \ai_sync[13][-9]~q\)) # (!\ai_sync[13][-10]~q\))) # (!\ai_sync[13][-11]~q\ & ((\ai_sync[13][-10]~q\) # 
-- ((!\ai_sync[13][-8]~q\ & !\ai_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-8]~q\,
	datab => \ai_sync[13][-9]~q\,
	datac => \ai_sync[13][-11]~q\,
	datad => \ai_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X58_Y32_N8
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ = (\ai_sync[13][-8]~q\ & (\ai_sync[13][-11]~q\ $ (((!\ai_sync[13][-10]~q\) # (!\ai_sync[13][-9]~q\))))) # (!\ai_sync[13][-8]~q\ & (!\ai_sync[13][-11]~q\ & 
-- ((\ai_sync[13][-9]~q\) # (\ai_sync[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-8]~q\,
	datab => \ai_sync[13][-11]~q\,
	datac => \ai_sync[13][-9]~q\,
	datad => \ai_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X60_Y30_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ = \ai_sync[13][-5]~q\ $ (((\ai_sync[13][-7]~q\ & (\ai_sync[13][-4]~q\ & !\ai_sync[13][-6]~q\)) # (!\ai_sync[13][-7]~q\ & ((\ai_sync[13][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X58_Y32_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ = (\ai_sync[13][-10]~q\ & ((\ai_sync[13][-8]~q\ & ((\ai_sync[13][-9]~q\))) # (!\ai_sync[13][-8]~q\ & ((!\ai_sync[13][-9]~q\) # (!\ai_sync[13][-11]~q\))))) # 
-- (!\ai_sync[13][-10]~q\ & (!\ai_sync[13][-8]~q\ & ((\ai_sync[13][-11]~q\) # (\ai_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-11]~q\,
	datac => \ai_sync[13][-8]~q\,
	datad => \ai_sync[13][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X59_Y32_N0
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ = \ai_sync[13][-6]~q\ $ (((\ai_sync[13][-7]~q\ & !\ai_sync[13][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-6]~q\,
	datac => \ai_sync[13][-7]~q\,
	datad => \ai_sync[13][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\);

-- Location: LCCOMB_X58_Y32_N0
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ = (\ai_sync[13][-8]~q\ & (\ai_sync[13][-9]~q\ $ (((!\ai_sync[13][-10]~q\))))) # (!\ai_sync[13][-8]~q\ & ((\ai_sync[13][-9]~q\ & (\ai_sync[13][-11]~q\ & \ai_sync[13][-10]~q\)) 
-- # (!\ai_sync[13][-9]~q\ & ((\ai_sync[13][-11]~q\) # (\ai_sync[13][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-8]~q\,
	datab => \ai_sync[13][-9]~q\,
	datac => \ai_sync[13][-11]~q\,
	datad => \ai_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\);

-- Location: LCCOMB_X59_Y32_N2
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\ = \ai_sync[13][-7]~q\ $ (\ai_sync[13][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[13][-7]~q\,
	datad => \ai_sync[13][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\);

-- Location: LCCOMB_X58_Y32_N26
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~combout\ = (\ai_sync[13][-9]~q\ & ((\ai_sync[13][-8]~q\ & (\ai_sync[13][-10]~q\ & !\ai_sync[13][-11]~q\)) # (!\ai_sync[13][-8]~q\ & (\ai_sync[13][-10]~q\ $ (!\ai_sync[13][-11]~q\))))) # 
-- (!\ai_sync[13][-9]~q\ & (\ai_sync[13][-8]~q\ $ (((!\ai_sync[13][-10]~q\ & \ai_sync[13][-11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-9]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-10]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X58_Y32_N20
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\ = \ai_sync[13][-9]~q\ $ (((\ai_sync[13][-10]~q\ & ((!\ai_sync[13][-11]~q\))) # (!\ai_sync[13][-10]~q\ & (\ai_sync[13][-8]~q\ & \ai_sync[13][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-9]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-10]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X58_Y32_N2
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][6]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][6]~5_combout\ = \ai_sync[13][-10]~q\ $ (((!\ai_sync[13][-8]~q\ & \ai_sync[13][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][6]~5_combout\);

-- Location: LCCOMB_X59_Y32_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][6]~5_combout\ & \ai_sync[13][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][6]~5_combout\,
	datab => \ai_sync[13][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X59_Y32_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ai_sync[13][-6]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ai_sync[13][-6]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X59_Y32_N8
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\ai_sync[13][-5]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\ai_sync[13][-5]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-5]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X59_Y32_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X59_Y32_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X59_Y32_N14
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X59_Y32_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X43_Y31_N22
\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~32_combout\ = ((\x_reg[5][-1]~q\ $ (\x_reg[13][-1]~q\ $ (\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\ = CARRY((\x_reg[5][-1]~q\ & ((!\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\) # (!\x_reg[13][-1]~q\))) # (!\x_reg[5][-1]~q\ & (!\x_reg[13][-1]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[5][-1]~q\,
	datab => \x_reg[13][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~31\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\);

-- Location: LCCOMB_X43_Y31_N24
\g_radix4_1:1:u_radix4_1|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~34_combout\ = (\x_reg[13][0]~q\ & ((\x_reg[5][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\)) # (!\x_reg[5][0]~q\ & ((\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\) # (GND))))) # (!\x_reg[13][0]~q\ & 
-- ((\x_reg[5][0]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\ & VCC)) # (!\x_reg[5][0]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\))))
-- \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~35\ = CARRY((\x_reg[13][0]~q\ & ((!\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\) # (!\x_reg[5][0]~q\))) # (!\x_reg[13][0]~q\ & (!\x_reg[5][0]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][0]~q\,
	datab => \x_reg[5][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~33\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~35\);

-- Location: LCCOMB_X43_Y31_N26
\g_radix4_1:1:u_radix4_1|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:1:u_radix4_1|b3r_latched[0]~36_combout\ = \x_reg[13][0]~q\ $ (\g_radix4_1:1:u_radix4_1|b3r_latched[-1]~35\ $ (\x_reg[5][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[13][0]~q\,
	datad => \x_reg[5][0]~q\,
	cin => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~35\,
	combout => \g_radix4_1:1:u_radix4_1|b3r_latched[0]~36_combout\);

-- Location: FF_X43_Y31_N27
\g_radix4_1:1:u_radix4_1|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched\(0));

-- Location: LCCOMB_X59_Y31_N20
\ai_sync[13][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[13][-1]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b3r_latched\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b3r_latched\(0),
	combout => \ai_sync[13][-1]~feeder_combout\);

-- Location: FF_X59_Y31_N21
\ai_sync[13][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[13][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-1]~q\);

-- Location: FF_X43_Y31_N25
\g_radix4_1:1:u_radix4_1|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\);

-- Location: LCCOMB_X59_Y31_N2
\ai_sync[13][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[13][-2]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\,
	combout => \ai_sync[13][-2]~feeder_combout\);

-- Location: FF_X59_Y31_N3
\ai_sync[13][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[13][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-2]~q\);

-- Location: FF_X43_Y31_N23
\g_radix4_1:1:u_radix4_1|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\);

-- Location: LCCOMB_X59_Y31_N8
\ai_sync[13][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[13][-3]~feeder_combout\ = \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\,
	combout => \ai_sync[13][-3]~feeder_combout\);

-- Location: FF_X59_Y31_N9
\ai_sync[13][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[13][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[13][-3]~q\);

-- Location: LCCOMB_X60_Y32_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ai_sync[13][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ai_sync[13][-3]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\);

-- Location: LCCOMB_X60_Y32_N8
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ai_sync[13][-2]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\ & VCC)) # (!\ai_sync[13][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ai_sync[13][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\)) # (!\ai_sync[13][-2]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\ai_sync[13][-2]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\) # 
-- (!\ai_sync[13][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \ai_sync[13][-2]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~13_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\);

-- Location: LCCOMB_X60_Y32_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\ai_sync[13][-1]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\ai_sync[13][-1]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\ai_sync[13][-1]~q\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \ai_sync[13][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\);

-- Location: FF_X60_Y32_N11
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\);

-- Location: FF_X47_Y33_N11
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\);

-- Location: FF_X60_Y32_N9
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\);

-- Location: LCCOMB_X56_Y29_N8
\br_latched[13][-11]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-11]~72_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ $ (VCC))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & VCC))
-- \br_latched[13][-11]~73\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ & \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\,
	datad => VCC,
	combout => \br_latched[13][-11]~72_combout\,
	cout => \br_latched[13][-11]~73\);

-- Location: LCCOMB_X56_Y29_N10
\br_latched[13][-10]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-10]~74_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & (\br_latched[13][-11]~73\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & 
-- (!\br_latched[13][-11]~73\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & (!\br_latched[13][-11]~73\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & 
-- ((\br_latched[13][-11]~73\) # (GND)))))
-- \br_latched[13][-10]~75\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & !\br_latched[13][-11]~73\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- ((!\br_latched[13][-11]~73\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\,
	datad => VCC,
	cin => \br_latched[13][-11]~73\,
	combout => \br_latched[13][-10]~74_combout\,
	cout => \br_latched[13][-10]~75\);

-- Location: FF_X56_Y29_N11
\br_latched[13][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-10]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-10]~q\);

-- Location: LCCOMB_X38_Y23_N0
\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\ = CARRY((\x_reg[7][-11]~q\) # (!\x_reg[15][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-11]~q\,
	datab => \x_reg[7][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X38_Y23_N2
\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~14_combout\ = (\x_reg[7][-10]~q\ & ((\x_reg[15][-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[15][-10]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\ & VCC)))) # 
-- (!\x_reg[7][-10]~q\ & ((\x_reg[15][-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\) # (GND))) # (!\x_reg[15][-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\))))
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\ = CARRY((\x_reg[7][-10]~q\ & (\x_reg[15][-10]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\)) # (!\x_reg[7][-10]~q\ & ((\x_reg[15][-10]~q\) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-10]~q\,
	datab => \x_reg[15][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\);

-- Location: LCCOMB_X38_Y23_N4
\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~16_combout\ = ((\x_reg[7][-9]~q\ $ (\x_reg[15][-9]~q\ $ (\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\ = CARRY((\x_reg[7][-9]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\) # (!\x_reg[15][-9]~q\))) # (!\x_reg[7][-9]~q\ & (!\x_reg[15][-9]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-9]~q\,
	datab => \x_reg[15][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~15\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\);

-- Location: LCCOMB_X38_Y23_N6
\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~18_combout\ = (\x_reg[15][-8]~q\ & ((\x_reg[7][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\)) # (!\x_reg[7][-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\) # (GND))))) # (!\x_reg[15][-8]~q\ & 
-- ((\x_reg[7][-8]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\ & VCC)) # (!\x_reg[7][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\))))
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\ = CARRY((\x_reg[15][-8]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\) # (!\x_reg[7][-8]~q\))) # (!\x_reg[15][-8]~q\ & (!\x_reg[7][-8]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-8]~q\,
	datab => \x_reg[7][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~17\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\);

-- Location: LCCOMB_X38_Y23_N8
\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~20_combout\ = ((\x_reg[7][-7]~q\ $ (\x_reg[15][-7]~q\ $ (\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\ = CARRY((\x_reg[7][-7]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\) # (!\x_reg[15][-7]~q\))) # (!\x_reg[7][-7]~q\ & (!\x_reg[15][-7]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-7]~q\,
	datab => \x_reg[15][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~19\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\);

-- Location: LCCOMB_X38_Y23_N10
\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~22_combout\ = (\x_reg[15][-6]~q\ & ((\x_reg[7][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\)) # (!\x_reg[7][-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\) # (GND))))) # (!\x_reg[15][-6]~q\ & 
-- ((\x_reg[7][-6]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\ & VCC)) # (!\x_reg[7][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\))))
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\ = CARRY((\x_reg[15][-6]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\) # (!\x_reg[7][-6]~q\))) # (!\x_reg[15][-6]~q\ & (!\x_reg[7][-6]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-6]~q\,
	datab => \x_reg[7][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~21\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\);

-- Location: LCCOMB_X38_Y23_N12
\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~24_combout\ = ((\x_reg[7][-5]~q\ $ (\x_reg[15][-5]~q\ $ (\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\ = CARRY((\x_reg[7][-5]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\) # (!\x_reg[15][-5]~q\))) # (!\x_reg[7][-5]~q\ & (!\x_reg[15][-5]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-5]~q\,
	datab => \x_reg[15][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~23\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\);

-- Location: LCCOMB_X38_Y23_N14
\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~26_combout\ = (\x_reg[7][-4]~q\ & ((\x_reg[15][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[15][-4]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\ & VCC)))) # (!\x_reg[7][-4]~q\ & 
-- ((\x_reg[15][-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\) # (GND))) # (!\x_reg[15][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\))))
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\ = CARRY((\x_reg[7][-4]~q\ & (\x_reg[15][-4]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\)) # (!\x_reg[7][-4]~q\ & ((\x_reg[15][-4]~q\) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-4]~q\,
	datab => \x_reg[15][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~25\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\);

-- Location: LCCOMB_X38_Y23_N16
\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~28_combout\ = ((\x_reg[7][-3]~q\ $ (\x_reg[15][-3]~q\ $ (\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\ = CARRY((\x_reg[7][-3]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\) # (!\x_reg[15][-3]~q\))) # (!\x_reg[7][-3]~q\ & (!\x_reg[15][-3]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-3]~q\,
	datab => \x_reg[15][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~27\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\);

-- Location: LCCOMB_X38_Y23_N18
\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~30_combout\ = (\x_reg[15][-2]~q\ & ((\x_reg[7][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\)) # (!\x_reg[7][-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\) # (GND))))) # (!\x_reg[15][-2]~q\ & 
-- ((\x_reg[7][-2]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\ & VCC)) # (!\x_reg[7][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\))))
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\ = CARRY((\x_reg[15][-2]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\) # (!\x_reg[7][-2]~q\))) # (!\x_reg[15][-2]~q\ & (!\x_reg[7][-2]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][-2]~q\,
	datab => \x_reg[7][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~29\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\);

-- Location: LCCOMB_X38_Y23_N20
\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~32_combout\ = ((\x_reg[7][-1]~q\ $ (\x_reg[15][-1]~q\ $ (\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\ = CARRY((\x_reg[7][-1]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\) # (!\x_reg[15][-1]~q\))) # (!\x_reg[7][-1]~q\ & (!\x_reg[15][-1]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[7][-1]~q\,
	datab => \x_reg[15][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~31\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\);

-- Location: FF_X38_Y23_N21
\g_radix4_1:3:u_radix4_1|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\);

-- Location: FF_X46_Y20_N1
\ai_sync[15][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-3]~q\);

-- Location: FF_X38_Y23_N13
\g_radix4_1:3:u_radix4_1|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\);

-- Location: FF_X44_Y20_N23
\ai_sync[15][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-7]~q\);

-- Location: FF_X38_Y23_N19
\g_radix4_1:3:u_radix4_1|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\);

-- Location: FF_X44_Y20_N1
\ai_sync[15][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-4]~q\);

-- Location: FF_X38_Y23_N15
\g_radix4_1:3:u_radix4_1|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\);

-- Location: FF_X44_Y20_N9
\ai_sync[15][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-6]~q\);

-- Location: FF_X38_Y23_N17
\g_radix4_1:3:u_radix4_1|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\);

-- Location: FF_X44_Y20_N11
\ai_sync[15][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-5]~q\);

-- Location: LCCOMB_X44_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ = (!\ai_sync[15][-7]~q\ & ((\ai_sync[15][-4]~q\) # ((\ai_sync[15][-6]~q\) # (\ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\);

-- Location: FF_X38_Y23_N5
\g_radix4_1:3:u_radix4_1|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\);

-- Location: FF_X42_Y20_N11
\ai_sync[15][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-11]~q\);

-- Location: FF_X38_Y23_N11
\g_radix4_1:3:u_radix4_1|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\);

-- Location: FF_X42_Y20_N29
\ai_sync[15][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-8]~q\);

-- Location: FF_X38_Y23_N7
\g_radix4_1:3:u_radix4_1|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\);

-- Location: FF_X42_Y20_N15
\ai_sync[15][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-10]~q\);

-- Location: FF_X38_Y23_N9
\g_radix4_1:3:u_radix4_1|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\);

-- Location: FF_X42_Y20_N25
\ai_sync[15][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-9]~q\);

-- Location: LCCOMB_X42_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ = (\ai_sync[15][-8]~q\ & ((\ai_sync[15][-9]~q\) # ((\ai_sync[15][-11]~q\ & \ai_sync[15][-10]~q\)))) # (!\ai_sync[15][-8]~q\ & ((\ai_sync[15][-10]~q\ & 
-- ((!\ai_sync[15][-9]~q\))) # (!\ai_sync[15][-10]~q\ & ((\ai_sync[15][-11]~q\) # (\ai_sync[15][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X44_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ = \ai_sync[15][-4]~q\ $ (((\ai_sync[15][-7]~q\) # ((\ai_sync[15][-6]~q\) # (\ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\);

-- Location: LCCOMB_X42_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ = (\ai_sync[15][-11]~q\ & (\ai_sync[15][-8]~q\ $ (\ai_sync[15][-10]~q\ $ (!\ai_sync[15][-9]~q\)))) # (!\ai_sync[15][-11]~q\ & ((\ai_sync[15][-8]~q\ & (!\ai_sync[15][-10]~q\ & 
-- \ai_sync[15][-9]~q\)) # (!\ai_sync[15][-8]~q\ & (\ai_sync[15][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\);

-- Location: LCCOMB_X42_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ = (\ai_sync[15][-11]~q\ & (((!\ai_sync[15][-9]~q\)))) # (!\ai_sync[15][-11]~q\ & ((\ai_sync[15][-10]~q\ & ((\ai_sync[15][-9]~q\))) # (!\ai_sync[15][-10]~q\ & 
-- (\ai_sync[15][-8]~q\ & !\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X44_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ = \ai_sync[15][-5]~q\ $ (((\ai_sync[15][-7]~q\) # (\ai_sync[15][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X42_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ = (\ai_sync[15][-11]~q\ & (((\ai_sync[15][-10]~q\)))) # (!\ai_sync[15][-11]~q\ & (!\ai_sync[15][-10]~q\ & ((\ai_sync[15][-8]~q\) # (\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5_combout\);

-- Location: LCCOMB_X44_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ = \ai_sync[15][-6]~q\ $ (\ai_sync[15][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-6]~q\,
	datac => \ai_sync[15][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\);

-- Location: LCCOMB_X42_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~6_combout\ = (!\ai_sync[15][-11]~q\ & ((\ai_sync[15][-8]~q\) # ((\ai_sync[15][-10]~q\) # (\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~6_combout\);

-- Location: LCCOMB_X43_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~6_combout\ & \ai_sync[15][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][8]~6_combout\,
	datab => \ai_sync[15][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X43_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~5_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X43_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X43_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X43_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X47_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~10_combout\ = (\ai_sync[15][-3]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\ai_sync[15][-3]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\ = CARRY((\ai_sync[15][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\);

-- Location: FF_X47_Y20_N7
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\);

-- Location: LCCOMB_X42_Y24_N2
\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12_cout\ = CARRY((\x_reg[3][-11]~q\) # (!\x_reg[11][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-11]~q\,
	datab => \x_reg[11][-11]~q\,
	datad => VCC,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12_cout\);

-- Location: LCCOMB_X42_Y24_N4
\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\ = CARRY((\x_reg[11][-10]~q\ & ((!\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12_cout\) # (!\x_reg[3][-10]~q\))) # (!\x_reg[11][-10]~q\ & (!\x_reg[3][-10]~q\ & 
-- !\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-10]~q\,
	datab => \x_reg[3][-10]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~12_cout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\);

-- Location: LCCOMB_X42_Y24_N6
\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~15_combout\ = ((\x_reg[11][-9]~q\ $ (\x_reg[3][-9]~q\ $ (\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\ = CARRY((\x_reg[11][-9]~q\ & (\x_reg[3][-9]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\)) # (!\x_reg[11][-9]~q\ & ((\x_reg[3][-9]~q\) # (!\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-9]~q\,
	datab => \x_reg[3][-9]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~14_cout\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~15_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\);

-- Location: LCCOMB_X42_Y24_N8
\g_radix4_1:3:u_radix4_1|b1r_latched[-9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~17_combout\ = (\x_reg[3][-8]~q\ & ((\x_reg[11][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\)) # (!\x_reg[11][-8]~q\ & (\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\ & VCC)))) # (!\x_reg[3][-8]~q\ & 
-- ((\x_reg[11][-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\) # (GND))) # (!\x_reg[11][-8]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\))))
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\ = CARRY((\x_reg[3][-8]~q\ & (\x_reg[11][-8]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\)) # (!\x_reg[3][-8]~q\ & ((\x_reg[11][-8]~q\) # (!\g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-8]~q\,
	datab => \x_reg[11][-8]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~16\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~17_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\);

-- Location: LCCOMB_X42_Y24_N10
\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~19_combout\ = ((\x_reg[3][-7]~q\ $ (\x_reg[11][-7]~q\ $ (\g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\ = CARRY((\x_reg[3][-7]~q\ & ((!\g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\) # (!\x_reg[11][-7]~q\))) # (!\x_reg[3][-7]~q\ & (!\x_reg[11][-7]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-7]~q\,
	datab => \x_reg[11][-7]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~18\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~19_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\);

-- Location: LCCOMB_X42_Y24_N12
\g_radix4_1:3:u_radix4_1|b1r_latched[-7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~21_combout\ = (\x_reg[11][-6]~q\ & ((\x_reg[3][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\)) # (!\x_reg[3][-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\) # (GND))))) # (!\x_reg[11][-6]~q\ & 
-- ((\x_reg[3][-6]~q\ & (\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\ & VCC)) # (!\x_reg[3][-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\))))
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\ = CARRY((\x_reg[11][-6]~q\ & ((!\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\) # (!\x_reg[3][-6]~q\))) # (!\x_reg[11][-6]~q\ & (!\x_reg[3][-6]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-6]~q\,
	datab => \x_reg[3][-6]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~20\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~21_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\);

-- Location: LCCOMB_X42_Y24_N14
\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~23_combout\ = ((\x_reg[3][-5]~q\ $ (\x_reg[11][-5]~q\ $ (\g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\ = CARRY((\x_reg[3][-5]~q\ & ((!\g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\) # (!\x_reg[11][-5]~q\))) # (!\x_reg[3][-5]~q\ & (!\x_reg[11][-5]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-5]~q\,
	datab => \x_reg[11][-5]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~22\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~23_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\);

-- Location: LCCOMB_X42_Y24_N16
\g_radix4_1:3:u_radix4_1|b1r_latched[-5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~25_combout\ = (\x_reg[11][-4]~q\ & ((\x_reg[3][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\)) # (!\x_reg[3][-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\) # (GND))))) # (!\x_reg[11][-4]~q\ & 
-- ((\x_reg[3][-4]~q\ & (\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\ & VCC)) # (!\x_reg[3][-4]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\))))
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\ = CARRY((\x_reg[11][-4]~q\ & ((!\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\) # (!\x_reg[3][-4]~q\))) # (!\x_reg[11][-4]~q\ & (!\x_reg[3][-4]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-4]~q\,
	datab => \x_reg[3][-4]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~24\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~25_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\);

-- Location: LCCOMB_X42_Y24_N18
\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~27_combout\ = ((\x_reg[11][-3]~q\ $ (\x_reg[3][-3]~q\ $ (\g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\ = CARRY((\x_reg[11][-3]~q\ & (\x_reg[3][-3]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\)) # (!\x_reg[11][-3]~q\ & ((\x_reg[3][-3]~q\) # (!\g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[11][-3]~q\,
	datab => \x_reg[3][-3]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~26\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~27_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\);

-- Location: LCCOMB_X42_Y24_N20
\g_radix4_1:3:u_radix4_1|b1r_latched[-3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~29_combout\ = (\x_reg[3][-2]~q\ & ((\x_reg[11][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[11][-2]~q\ & (\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\ & VCC)))) # (!\x_reg[3][-2]~q\ & 
-- ((\x_reg[11][-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\) # (GND))) # (!\x_reg[11][-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\))))
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\ = CARRY((\x_reg[3][-2]~q\ & (\x_reg[11][-2]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\)) # (!\x_reg[3][-2]~q\ & ((\x_reg[11][-2]~q\) # (!\g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-2]~q\,
	datab => \x_reg[11][-2]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~28\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~29_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\);

-- Location: LCCOMB_X42_Y24_N22
\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~31_combout\ = ((\x_reg[3][-1]~q\ $ (\x_reg[11][-1]~q\ $ (\g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\)))) # (GND)
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\ = CARRY((\x_reg[3][-1]~q\ & ((!\g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\) # (!\x_reg[11][-1]~q\))) # (!\x_reg[3][-1]~q\ & (!\x_reg[11][-1]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][-1]~q\,
	datab => \x_reg[11][-1]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~30\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~31_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\);

-- Location: FF_X42_Y24_N23
\g_radix4_1:3:u_radix4_1|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~q\);

-- Location: FF_X60_Y20_N25
\ar_sync[15][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-3]~q\);

-- Location: LCCOMB_X42_Y24_N24
\g_radix4_1:3:u_radix4_1|b1r_latched[-1]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~33_combout\ = (\x_reg[3][0]~q\ & ((\x_reg[11][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\)) # (!\x_reg[11][0]~q\ & (\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\ & VCC)))) # (!\x_reg[3][0]~q\ & 
-- ((\x_reg[11][0]~q\ & ((\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\) # (GND))) # (!\x_reg[11][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\))))
-- \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~34\ = CARRY((\x_reg[3][0]~q\ & (\x_reg[11][0]~q\ & !\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\)) # (!\x_reg[3][0]~q\ & ((\x_reg[11][0]~q\) # (!\g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][0]~q\,
	datab => \x_reg[11][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-2]~32\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~33_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~34\);

-- Location: FF_X42_Y24_N25
\g_radix4_1:3:u_radix4_1|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~q\);

-- Location: FF_X60_Y20_N27
\ar_sync[15][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-2]~q\);

-- Location: LCCOMB_X42_Y24_N26
\g_radix4_1:3:u_radix4_1|b1r_latched[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b1r_latched[0]~35_combout\ = \x_reg[3][0]~q\ $ (\x_reg[11][0]~q\ $ (\g_radix4_1:3:u_radix4_1|b1r_latched[-1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[3][0]~q\,
	datab => \x_reg[11][0]~q\,
	cin => \g_radix4_1:3:u_radix4_1|b1r_latched[-1]~34\,
	combout => \g_radix4_1:3:u_radix4_1|b1r_latched[0]~35_combout\);

-- Location: FF_X42_Y24_N27
\g_radix4_1:3:u_radix4_1|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched\(0));

-- Location: FF_X60_Y20_N21
\ar_sync[15][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-1]~q\);

-- Location: LCCOMB_X60_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ = \ar_sync[15][-1]~q\ $ (((\ar_sync[15][-3]~q\) # (\ar_sync[15][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-3]~q\,
	datac => \ar_sync[15][-2]~q\,
	datad => \ar_sync[15][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\);

-- Location: FF_X42_Y24_N17
\g_radix4_1:3:u_radix4_1|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~q\);

-- Location: FF_X61_Y17_N23
\ar_sync[15][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-6]~q\);

-- Location: FF_X42_Y24_N15
\g_radix4_1:3:u_radix4_1|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~q\);

-- Location: FF_X61_Y17_N15
\ar_sync[15][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-7]~q\);

-- Location: FF_X42_Y24_N21
\g_radix4_1:3:u_radix4_1|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~q\);

-- Location: FF_X61_Y17_N1
\ar_sync[15][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-4]~q\);

-- Location: FF_X42_Y24_N19
\g_radix4_1:3:u_radix4_1|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~q\);

-- Location: FF_X61_Y17_N29
\ar_sync[15][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-5]~q\);

-- Location: LCCOMB_X60_Y17_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ = (\ar_sync[15][-6]~q\ & (\ar_sync[15][-4]~q\ $ (((!\ar_sync[15][-5]~q\) # (!\ar_sync[15][-7]~q\))))) # (!\ar_sync[15][-6]~q\ & ((\ar_sync[15][-7]~q\ & ((\ar_sync[15][-4]~q\) 
-- # (\ar_sync[15][-5]~q\))) # (!\ar_sync[15][-7]~q\ & (\ar_sync[15][-4]~q\ & \ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-4]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\);

-- Location: FF_X42_Y24_N9
\g_radix4_1:3:u_radix4_1|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~q\);

-- Location: FF_X62_Y19_N21
\ar_sync[15][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-10]~q\);

-- Location: FF_X42_Y24_N11
\g_radix4_1:3:u_radix4_1|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~q\);

-- Location: FF_X62_Y19_N9
\ar_sync[15][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-9]~q\);

-- Location: FF_X42_Y24_N13
\g_radix4_1:3:u_radix4_1|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~q\);

-- Location: FF_X62_Y19_N3
\ar_sync[15][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-8]~q\);

-- Location: FF_X42_Y24_N7
\g_radix4_1:3:u_radix4_1|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~q\);

-- Location: FF_X62_Y19_N27
\ar_sync[15][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b1r_latched[-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[15][-11]~q\);

-- Location: LCCOMB_X61_Y19_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ = (\ar_sync[15][-10]~q\ & (((\ar_sync[15][-9]~q\ & \ar_sync[15][-8]~q\)) # (!\ar_sync[15][-11]~q\))) # (!\ar_sync[15][-10]~q\ & (((\ar_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-10]~q\,
	datab => \ar_sync[15][-9]~q\,
	datac => \ar_sync[15][-8]~q\,
	datad => \ar_sync[15][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X61_Y17_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ = (\ar_sync[15][-6]~q\ & (\ar_sync[15][-5]~q\ $ ((\ar_sync[15][-7]~q\)))) # (!\ar_sync[15][-6]~q\ & ((\ar_sync[15][-5]~q\ & (\ar_sync[15][-7]~q\ & \ar_sync[15][-4]~q\)) # 
-- (!\ar_sync[15][-5]~q\ & (\ar_sync[15][-7]~q\ $ (\ar_sync[15][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-5]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X62_Y19_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ = \ar_sync[15][-11]~q\ $ (((\ar_sync[15][-8]~q\ & (\ar_sync[15][-9]~q\ & \ar_sync[15][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X61_Y17_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\ = (\ar_sync[15][-6]~q\ & (!\ar_sync[15][-4]~q\ & (\ar_sync[15][-7]~q\))) # (!\ar_sync[15][-6]~q\ & ((\ar_sync[15][-4]~q\) # ((!\ar_sync[15][-7]~q\ & \ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X62_Y19_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ = (\ar_sync[15][-9]~q\ & ((\ar_sync[15][-8]~q\ & ((!\ar_sync[15][-10]~q\))) # (!\ar_sync[15][-8]~q\ & (\ar_sync[15][-11]~q\ & \ar_sync[15][-10]~q\)))) # (!\ar_sync[15][-9]~q\ & 
-- (\ar_sync[15][-8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X62_Y19_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~combout\ = (\ar_sync[15][-8]~q\ & ((\ar_sync[15][-9]~q\ $ (\ar_sync[15][-10]~q\)))) # (!\ar_sync[15][-8]~q\ & (\ar_sync[15][-9]~q\ & ((!\ar_sync[15][-10]~q\) # (!\ar_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X61_Y17_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2_combout\ = \ar_sync[15][-4]~q\ $ (((!\ar_sync[15][-7]~q\ & ((\ar_sync[15][-6]~q\) # (\ar_sync[15][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-5]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2_combout\);

-- Location: LCCOMB_X61_Y17_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ = \ar_sync[15][-5]~q\ $ (((\ar_sync[15][-7]~q\) # (\ar_sync[15][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-6]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\);

-- Location: LCCOMB_X62_Y19_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4_combout\ = (\ar_sync[15][-10]~q\ & (\ar_sync[15][-8]~q\ $ (((!\ar_sync[15][-9]~q\) # (!\ar_sync[15][-11]~q\))))) # (!\ar_sync[15][-10]~q\ & ((\ar_sync[15][-11]~q\ & 
-- ((\ar_sync[15][-9]~q\) # (\ar_sync[15][-8]~q\))) # (!\ar_sync[15][-11]~q\ & (\ar_sync[15][-9]~q\ & \ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4_combout\);

-- Location: LCCOMB_X62_Y19_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ = (\ar_sync[15][-11]~q\ & (\ar_sync[15][-9]~q\ $ (((\ar_sync[15][-10]~q\) # (!\ar_sync[15][-8]~q\))))) # (!\ar_sync[15][-11]~q\ & ((\ar_sync[15][-9]~q\ & 
-- ((\ar_sync[15][-10]~q\))) # (!\ar_sync[15][-9]~q\ & (\ar_sync[15][-8]~q\ & !\ar_sync[15][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X61_Y17_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ = \ar_sync[15][-7]~q\ $ (\ar_sync[15][-6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\);

-- Location: LCCOMB_X61_Y19_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~5_combout\ = (\ar_sync[15][-10]~q\ & (((!\ar_sync[15][-8]~q\ & \ar_sync[15][-11]~q\)))) # (!\ar_sync[15][-10]~q\ & ((\ar_sync[15][-8]~q\) # ((\ar_sync[15][-9]~q\ & 
-- !\ar_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-10]~q\,
	datab => \ar_sync[15][-9]~q\,
	datac => \ar_sync[15][-8]~q\,
	datad => \ar_sync[15][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~5_combout\);

-- Location: LCCOMB_X61_Y19_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[15][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~5_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X61_Y19_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X61_Y19_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][8]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X61_Y19_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X61_Y19_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X61_Y19_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X61_Y19_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X60_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ = \ar_sync[15][-2]~q\ $ (\ar_sync[15][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[15][-2]~q\,
	datad => \ar_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\);

-- Location: LCCOMB_X60_Y19_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\ = CARRY((\ar_sync[15][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\);

-- Location: LCCOMB_X60_Y19_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\)) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\);

-- Location: LCCOMB_X60_Y19_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\);

-- Location: FF_X60_Y19_N11
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\);

-- Location: FF_X43_Y20_N13
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\);

-- Location: FF_X60_Y19_N9
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X52_Y19_N8
\br_latched[15][-11]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-11]~76_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\ $ (VCC))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\ & VCC))
-- \br_latched[15][-11]~77\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\,
	datad => VCC,
	combout => \br_latched[15][-11]~76_combout\,
	cout => \br_latched[15][-11]~77\);

-- Location: LCCOMB_X52_Y19_N10
\br_latched[15][-10]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-10]~78_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & (\br_latched[15][-11]~77\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & 
-- (!\br_latched[15][-11]~77\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & (!\br_latched[15][-11]~77\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & 
-- ((\br_latched[15][-11]~77\) # (GND)))))
-- \br_latched[15][-10]~79\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & !\br_latched[15][-11]~77\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & 
-- ((!\br_latched[15][-11]~77\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\,
	datad => VCC,
	cin => \br_latched[15][-11]~77\,
	combout => \br_latched[15][-10]~78_combout\,
	cout => \br_latched[15][-10]~79\);

-- Location: FF_X52_Y19_N11
\br_latched[15][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-10]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-10]~q\);

-- Location: FF_X56_Y29_N9
\br_latched[13][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-11]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-11]~q\);

-- Location: FF_X52_Y19_N9
\br_latched[15][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-11]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-11]~q\);

-- Location: LCCOMB_X56_Y19_N2
\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\ = CARRY((\br_latched[13][-11]~q\) # (!\br_latched[15][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-11]~q\,
	datab => \br_latched[15][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X56_Y19_N4
\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~14_combout\ = (\br_latched[13][-10]~q\ & ((\br_latched[15][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\)) # (!\br_latched[15][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\ & 
-- VCC)))) # (!\br_latched[13][-10]~q\ & ((\br_latched[15][-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\) # (GND))) # (!\br_latched[15][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\))))
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\ = CARRY((\br_latched[13][-10]~q\ & (\br_latched[15][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\)) # (!\br_latched[13][-10]~q\ & ((\br_latched[15][-10]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-10]~q\,
	datab => \br_latched[15][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\);

-- Location: FF_X56_Y19_N5
\g_radix4_2:3:u_radix4_2|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~q\);

-- Location: LCCOMB_X57_Y19_N6
\yi_sync[7][-11]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-11]~83_combout\ = (\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~q\ & ((GND) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~q\))) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~q\ $ (GND)))
-- \yi_sync[7][-11]~84\ = CARRY((\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~q\) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[7][-11]~83_combout\,
	cout => \yi_sync[7][-11]~84\);

-- Location: LCCOMB_X61_Y22_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ = \ai_sync[14][-1]~q\ $ (((!\ai_sync[14][-3]~q\ & \ai_sync[14][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-3]~q\,
	datab => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X60_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\ = \ai_sync[14][-7]~q\ $ (((\ai_sync[14][-5]~q\ & (\ai_sync[14][-6]~q\ & !\ai_sync[14][-4]~q\)) # (!\ai_sync[14][-5]~q\ & ((\ai_sync[14][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\);

-- Location: LCCOMB_X63_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ = (\ai_sync[14][-10]~q\ & (\ai_sync[14][-8]~q\ $ (((!\ai_sync[14][-9]~q\))))) # (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-9]~q\) # ((!\ai_sync[14][-8]~q\ & 
-- \ai_sync[14][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\);

-- Location: LCCOMB_X62_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~9_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X61_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-10]~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\);

-- Location: FF_X61_Y21_N13
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\);

-- Location: LCCOMB_X42_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ = (\ar_sync[14][-4]~q\ & (\ar_sync[14][-7]~q\ $ ((\ar_sync[14][-5]~q\)))) # (!\ar_sync[14][-4]~q\ & ((\ar_sync[14][-7]~q\ & (\ar_sync[14][-5]~q\ & \ar_sync[14][-6]~q\)) # 
-- (!\ar_sync[14][-7]~q\ & (\ar_sync[14][-5]~q\ $ (\ar_sync[14][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\);

-- Location: LCCOMB_X46_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\ = (\ar_sync[14][-9]~q\ & (\ar_sync[14][-10]~q\ & !\ar_sync[14][-8]~q\)) # (!\ar_sync[14][-9]~q\ & ((\ar_sync[14][-8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-10]~q\,
	datac => \ar_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X46_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X42_Y26_N28
\g_radix4_1:2:u_radix4_1|b1r_latched[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:2:u_radix4_1|b1r_latched[0]~35_combout\ = \x_reg[10][0]~q\ $ (\x_reg[2][0]~q\ $ (\g_radix4_1:2:u_radix4_1|b1r_latched[-1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[10][0]~q\,
	datab => \x_reg[2][0]~q\,
	cin => \g_radix4_1:2:u_radix4_1|b1r_latched[-1]~34\,
	combout => \g_radix4_1:2:u_radix4_1|b1r_latched[0]~35_combout\);

-- Location: FF_X42_Y26_N29
\g_radix4_1:2:u_radix4_1|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b1r_latched[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b1r_latched\(0));

-- Location: FF_X49_Y21_N9
\ar_sync[14][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:2:u_radix4_1|b1r_latched\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[14][-1]~q\);

-- Location: LCCOMB_X49_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ = \ar_sync[14][-3]~q\ $ (\ar_sync[14][-1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X47_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~16_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\);

-- Location: FF_X47_Y21_N13
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X57_Y21_N6
\bi_latched[14][-9]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-9]~109_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ $ (\bi_latched[14][-10]~108\)))) # (GND)
-- \bi_latched[14][-9]~110\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ & ((!\bi_latched[14][-10]~108\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & !\bi_latched[14][-10]~108\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[14][-10]~108\,
	combout => \bi_latched[14][-9]~109_combout\,
	cout => \bi_latched[14][-9]~110\);

-- Location: FF_X57_Y21_N7
\bi_latched[14][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-9]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-9]~q\);

-- Location: LCCOMB_X58_Y19_N6
\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~16_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ $ (\bi_latched[14][-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & ((!\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\) # (!\bi_latched[14][-9]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & (!\bi_latched[14][-9]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \bi_latched[14][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\);

-- Location: FF_X58_Y19_N7
\g_radix4_2:3:u_radix4_2|b1i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\);

-- Location: LCCOMB_X44_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\ = (\ai_sync[15][-6]~q\ & (((\ai_sync[15][-7]~q\)))) # (!\ai_sync[15][-6]~q\ & (!\ai_sync[15][-7]~q\ & ((\ai_sync[15][-5]~q\) # (\ai_sync[15][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-5]~q\,
	datab => \ai_sync[15][-6]~q\,
	datac => \ai_sync[15][-7]~q\,
	datad => \ai_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\);

-- Location: LCCOMB_X42_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ = (\ai_sync[15][-8]~q\ & (!\ai_sync[15][-9]~q\ & ((!\ai_sync[15][-10]~q\) # (!\ai_sync[15][-11]~q\)))) # (!\ai_sync[15][-8]~q\ & ((\ai_sync[15][-11]~q\) # 
-- ((\ai_sync[15][-10]~q\) # (\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X43_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~7_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X38_Y23_N22
\g_radix4_1:3:u_radix4_1|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~34_combout\ = (\x_reg[15][0]~q\ & ((\x_reg[7][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\)) # (!\x_reg[7][0]~q\ & ((\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\) # (GND))))) # (!\x_reg[15][0]~q\ & 
-- ((\x_reg[7][0]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\ & VCC)) # (!\x_reg[7][0]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\))))
-- \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~35\ = CARRY((\x_reg[15][0]~q\ & ((!\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\) # (!\x_reg[7][0]~q\))) # (!\x_reg[15][0]~q\ & (!\x_reg[7][0]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][0]~q\,
	datab => \x_reg[7][0]~q\,
	datad => VCC,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~33\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~35\);

-- Location: FF_X38_Y23_N23
\g_radix4_1:3:u_radix4_1|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\);

-- Location: FF_X46_Y20_N29
\ai_sync[15][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-2]~q\);

-- Location: LCCOMB_X46_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ = \ai_sync[15][-2]~q\ $ (\ai_sync[15][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[15][-2]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X47_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~12_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-10]~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\);

-- Location: FF_X47_Y20_N9
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\);

-- Location: LCCOMB_X60_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ = (\ar_sync[15][-3]~q\ & ((\ar_sync[15][-1]~q\))) # (!\ar_sync[15][-3]~q\ & (\ar_sync[15][-2]~q\ & !\ar_sync[15][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-3]~q\,
	datac => \ar_sync[15][-2]~q\,
	datad => \ar_sync[15][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X62_Y19_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\ = \ar_sync[15][-9]~q\ $ (((\ar_sync[15][-11]~q\) # (\ar_sync[15][-10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datac => \ar_sync[15][-10]~q\,
	datad => \ar_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X61_Y17_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ = (\ar_sync[15][-6]~q\ & ((\ar_sync[15][-4]~q\ & ((!\ar_sync[15][-5]~q\))) # (!\ar_sync[15][-4]~q\ & (!\ar_sync[15][-7]~q\ & \ar_sync[15][-5]~q\)))) # (!\ar_sync[15][-6]~q\ & 
-- (((\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X61_Y19_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X60_Y19_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-10]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\);

-- Location: FF_X60_Y19_N13
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X52_Y19_N12
\br_latched[15][-9]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-9]~82_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ $ (!\br_latched[15][-10]~79\)))) # (GND)
-- \br_latched[15][-9]~83\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\) # (!\br_latched[15][-10]~79\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ & !\br_latched[15][-10]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\,
	datad => VCC,
	cin => \br_latched[15][-10]~79\,
	combout => \br_latched[15][-9]~82_combout\,
	cout => \br_latched[15][-9]~83\);

-- Location: FF_X52_Y19_N13
\br_latched[15][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-9]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-9]~q\);

-- Location: LCCOMB_X44_Y32_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ = (\ar_sync[13][-2]~q\ & ((\ar_sync[13][-1]~q\) # (\ar_sync[13][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-2]~q\,
	datac => \ar_sync[13][-1]~q\,
	datad => \ar_sync[13][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\);

-- Location: LCCOMB_X42_Y33_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\ = (\ar_sync[13][-8]~q\ & ((\ar_sync[13][-9]~q\) # ((\ar_sync[13][-10]~q\ & \ar_sync[13][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-8]~q\,
	datad => \ar_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\);

-- Location: LCCOMB_X46_Y33_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~7_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X47_Y33_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~21_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~20\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~21_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\);

-- Location: FF_X47_Y33_N15
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X59_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ = \ai_sync[13][-1]~q\ $ (\ai_sync[13][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datac => \ai_sync[13][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\);

-- Location: LCCOMB_X60_Y30_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\ = (\ai_sync[13][-4]~q\ & ((\ai_sync[13][-5]~q\ $ (!\ai_sync[13][-6]~q\)))) # (!\ai_sync[13][-4]~q\ & ((\ai_sync[13][-7]~q\ & ((\ai_sync[13][-6]~q\) # (!\ai_sync[13][-5]~q\))) 
-- # (!\ai_sync[13][-7]~q\ & (!\ai_sync[13][-5]~q\ & \ai_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\);

-- Location: LCCOMB_X58_Y32_N24
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ = (\ai_sync[13][-10]~q\ & (\ai_sync[13][-9]~q\)) # (!\ai_sync[13][-10]~q\ & ((\ai_sync[13][-9]~q\ & (\ai_sync[13][-11]~q\)) # (!\ai_sync[13][-9]~q\ & (!\ai_sync[13][-11]~q\ & 
-- \ai_sync[13][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-9]~q\,
	datac => \ai_sync[13][-11]~q\,
	datad => \ai_sync[13][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\);

-- Location: LCCOMB_X59_Y32_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~6_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X60_Y32_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-10]~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\);

-- Location: FF_X60_Y32_N13
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\);

-- Location: LCCOMB_X56_Y29_N12
\br_latched[13][-9]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-9]~80_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ $ (!\br_latched[13][-10]~75\)))) # (GND)
-- \br_latched[13][-9]~81\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\) # (!\br_latched[13][-10]~75\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ & !\br_latched[13][-10]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\,
	datad => VCC,
	cin => \br_latched[13][-10]~75\,
	combout => \br_latched[13][-9]~80_combout\,
	cout => \br_latched[13][-9]~81\);

-- Location: FF_X56_Y29_N13
\br_latched[13][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-9]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-9]~q\);

-- Location: LCCOMB_X56_Y19_N6
\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~16_combout\ = ((\br_latched[15][-9]~q\ $ (\br_latched[13][-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\ = CARRY((\br_latched[15][-9]~q\ & (\br_latched[13][-9]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\)) # (!\br_latched[15][-9]~q\ & ((\br_latched[13][-9]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-9]~q\,
	datab => \br_latched[13][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\);

-- Location: FF_X56_Y19_N7
\g_radix4_2:3:u_radix4_2|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\);

-- Location: LCCOMB_X57_Y19_N8
\yi_sync[7][-10]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-10]~85_combout\ = (\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\ & (!\yi_sync[7][-11]~84\)) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\ & (\yi_sync[7][-11]~84\ & VCC)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\ & ((\yi_sync[7][-11]~84\) # (GND))) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\ & (!\yi_sync[7][-11]~84\))))
-- \yi_sync[7][-10]~86\ = CARRY((\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\ & !\yi_sync[7][-11]~84\)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\) # 
-- (!\yi_sync[7][-11]~84\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~q\,
	datad => VCC,
	cin => \yi_sync[7][-11]~84\,
	combout => \yi_sync[7][-10]~85_combout\,
	cout => \yi_sync[7][-10]~86\);

-- Location: LCCOMB_X45_Y33_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ = \ar_sync[13][-5]~q\ $ (((!\ar_sync[13][-7]~q\ & \ar_sync[13][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datac => \ar_sync[13][-7]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X46_Y33_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X47_Y33_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~23_combout\ = ((\ar_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\ = CARRY((\ar_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\))) 
-- # (!\ar_sync[13][-1]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~22\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~23_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\);

-- Location: FF_X47_Y33_N17
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X59_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ = \ai_sync[13][-2]~q\ $ (((\ai_sync[13][-1]~q\) # (\ai_sync[13][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datac => \ai_sync[13][-3]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X60_Y30_N30
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ = (\ai_sync[13][-4]~q\ & (((\ai_sync[13][-5]~q\ & \ai_sync[13][-6]~q\)))) # (!\ai_sync[13][-4]~q\ & ((\ai_sync[13][-7]~q\ & ((!\ai_sync[13][-6]~q\) # (!\ai_sync[13][-5]~q\))) # 
-- (!\ai_sync[13][-7]~q\ & ((\ai_sync[13][-5]~q\) # (\ai_sync[13][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X58_Y32_N22
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\ = (\ai_sync[13][-8]~q\ & ((\ai_sync[13][-10]~q\) # ((\ai_sync[13][-9]~q\) # (\ai_sync[13][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-9]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\);

-- Location: LCCOMB_X59_Y32_N20
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X60_Y32_N14
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~20_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-9]~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\);

-- Location: FF_X60_Y32_N15
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\);

-- Location: LCCOMB_X56_Y29_N14
\br_latched[13][-8]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-8]~84_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & (\br_latched[13][-9]~81\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & 
-- (!\br_latched[13][-9]~81\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & (!\br_latched[13][-9]~81\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & 
-- ((\br_latched[13][-9]~81\) # (GND)))))
-- \br_latched[13][-8]~85\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & !\br_latched[13][-9]~81\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- ((!\br_latched[13][-9]~81\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\,
	datad => VCC,
	cin => \br_latched[13][-9]~81\,
	combout => \br_latched[13][-8]~84_combout\,
	cout => \br_latched[13][-8]~85\);

-- Location: FF_X56_Y29_N15
\br_latched[13][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-8]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-8]~q\);

-- Location: LCCOMB_X60_Y17_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ = (\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\ & ((!\ar_sync[15][-6]~q\))) # (!\ar_sync[15][-4]~q\ & (\ar_sync[15][-7]~q\ & \ar_sync[15][-6]~q\)))) # (!\ar_sync[15][-5]~q\ & 
-- (((\ar_sync[15][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-4]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X63_Y19_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\ = \ar_sync[15][-8]~q\ $ (((\ar_sync[15][-9]~q\) # ((\ar_sync[15][-10]~q\) # (\ar_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X61_Y19_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X60_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ = (\ar_sync[15][-2]~q\ & ((\ar_sync[15][-1]~q\) # (\ar_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-2]~q\,
	datac => \ar_sync[15][-1]~q\,
	datad => \ar_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\);

-- Location: LCCOMB_X60_Y19_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-9]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\);

-- Location: FF_X60_Y19_N15
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X42_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ = (\ai_sync[15][-11]~q\) # ((\ai_sync[15][-8]~q\) # ((\ai_sync[15][-10]~q\) # (\ai_sync[15][-9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\);

-- Location: LCCOMB_X44_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ = (\ai_sync[15][-7]~q\ & (((!\ai_sync[15][-5]~q\)))) # (!\ai_sync[15][-7]~q\ & ((\ai_sync[15][-6]~q\ & ((\ai_sync[15][-5]~q\))) # (!\ai_sync[15][-6]~q\ & (\ai_sync[15][-4]~q\ & 
-- !\ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X43_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X38_Y23_N24
\g_radix4_1:3:u_radix4_1|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_1:3:u_radix4_1|b3r_latched[0]~36_combout\ = \x_reg[15][0]~q\ $ (\g_radix4_1:3:u_radix4_1|b3r_latched[-1]~35\ $ (\x_reg[7][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \x_reg[15][0]~q\,
	datad => \x_reg[7][0]~q\,
	cin => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~35\,
	combout => \g_radix4_1:3:u_radix4_1|b3r_latched[0]~36_combout\);

-- Location: FF_X38_Y23_N25
\g_radix4_1:3:u_radix4_1|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched\(0));

-- Location: FF_X46_Y20_N31
\ai_sync[15][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_radix4_1:3:u_radix4_1|b3r_latched\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[15][-1]~q\);

-- Location: LCCOMB_X47_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ = \ai_sync[15][-1]~q\ $ (((\ai_sync[15][-2]~q\) # (\ai_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-1]~q\,
	datac => \ai_sync[15][-2]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X47_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~14_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-9]~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\);

-- Location: FF_X47_Y20_N11
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\);

-- Location: LCCOMB_X52_Y19_N14
\br_latched[15][-8]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-8]~86_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & (\br_latched[15][-9]~83\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & 
-- (!\br_latched[15][-9]~83\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & (!\br_latched[15][-9]~83\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & 
-- ((\br_latched[15][-9]~83\) # (GND)))))
-- \br_latched[15][-8]~87\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & !\br_latched[15][-9]~83\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & 
-- ((!\br_latched[15][-9]~83\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\,
	datad => VCC,
	cin => \br_latched[15][-9]~83\,
	combout => \br_latched[15][-8]~86_combout\,
	cout => \br_latched[15][-8]~87\);

-- Location: FF_X52_Y19_N15
\br_latched[15][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-8]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-8]~q\);

-- Location: LCCOMB_X56_Y19_N8
\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~18_combout\ = (\br_latched[13][-8]~q\ & ((\br_latched[15][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\)) # (!\br_latched[15][-8]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\ & VCC)))) # 
-- (!\br_latched[13][-8]~q\ & ((\br_latched[15][-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\) # (GND))) # (!\br_latched[15][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\))))
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\ = CARRY((\br_latched[13][-8]~q\ & (\br_latched[15][-8]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\)) # (!\br_latched[13][-8]~q\ & ((\br_latched[15][-8]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-8]~q\,
	datab => \br_latched[15][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\);

-- Location: FF_X56_Y19_N9
\g_radix4_2:3:u_radix4_2|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~q\);

-- Location: LCCOMB_X61_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\ = (\ai_sync[14][-4]~q\ & (\ai_sync[14][-6]~q\ $ (((\ai_sync[14][-7]~q\) # (\ai_sync[14][-5]~q\))))) # (!\ai_sync[14][-4]~q\ & (\ai_sync[14][-6]~q\ & ((!\ai_sync[14][-5]~q\) 
-- # (!\ai_sync[14][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-4]~q\,
	datab => \ai_sync[14][-6]~q\,
	datac => \ai_sync[14][-7]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\);

-- Location: LCCOMB_X63_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\ = (\ai_sync[14][-8]~q\ & (((!\ai_sync[14][-9]~q\)))) # (!\ai_sync[14][-8]~q\ & ((\ai_sync[14][-10]~q\) # ((\ai_sync[14][-11]~q\) # (\ai_sync[14][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-11]~q\,
	datac => \ai_sync[14][-8]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\);

-- Location: LCCOMB_X62_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~11_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][14]~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X61_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-9]~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\);

-- Location: FF_X61_Y21_N15
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\);

-- Location: LCCOMB_X42_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\ = (\ar_sync[14][-4]~q\ & (\ar_sync[14][-6]~q\ $ (((!\ar_sync[14][-5]~q\ & !\ar_sync[14][-7]~q\))))) # (!\ar_sync[14][-4]~q\ & ((\ar_sync[14][-5]~q\ & ((\ar_sync[14][-7]~q\) # 
-- (!\ar_sync[14][-6]~q\))) # (!\ar_sync[14][-5]~q\ & (\ar_sync[14][-7]~q\ & !\ar_sync[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\);

-- Location: LCCOMB_X46_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ = (\ar_sync[14][-9]~q\ & \ar_sync[14][-8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datac => \ar_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\);

-- Location: LCCOMB_X46_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~9_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X47_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ = \ar_sync[14][-2]~q\ $ (((\ar_sync[14][-1]~q\ & !\ar_sync[14][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-1]~q\,
	datac => \ar_sync[14][-3]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X47_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\);

-- Location: FF_X47_Y21_N15
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X57_Y21_N8
\bi_latched[14][-8]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-8]~111_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & (!\bi_latched[14][-9]~110\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (\bi_latched[14][-9]~110\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\bi_latched[14][-9]~110\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (!\bi_latched[14][-9]~110\))))
-- \bi_latched[14][-8]~112\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & !\bi_latched[14][-9]~110\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\) # (!\bi_latched[14][-9]~110\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[14][-9]~110\,
	combout => \bi_latched[14][-8]~111_combout\,
	cout => \bi_latched[14][-8]~112\);

-- Location: FF_X57_Y21_N9
\bi_latched[14][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-8]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-8]~q\);

-- Location: LCCOMB_X58_Y19_N8
\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~18_combout\ = (\bi_latched[14][-8]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\) # (GND))))) # (!\bi_latched[14][-8]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & 
-- (!\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\))))
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\ = CARRY((\bi_latched[14][-8]~q\ & ((!\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\))) # 
-- (!\bi_latched[14][-8]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-8]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\);

-- Location: FF_X58_Y19_N9
\g_radix4_2:3:u_radix4_2|b1i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~q\);

-- Location: LCCOMB_X57_Y19_N10
\yi_sync[7][-9]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-9]~87_combout\ = ((\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~q\ $ (\yi_sync[7][-10]~86\)))) # (GND)
-- \yi_sync[7][-9]~88\ = CARRY((\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~q\ & (\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~q\ & !\yi_sync[7][-10]~86\)) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~q\) # 
-- (!\yi_sync[7][-10]~86\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[7][-10]~86\,
	combout => \yi_sync[7][-9]~87_combout\,
	cout => \yi_sync[7][-9]~88\);

-- Location: LCCOMB_X47_Y33_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\ = \ar_sync[13][-4]~q\ $ (((\ar_sync[13][-5]~q\ & (!\ar_sync[13][-6]~q\)) # (!\ar_sync[13][-5]~q\ & (\ar_sync[13][-6]~q\ & \ar_sync[13][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-4]~q\,
	datac => \ar_sync[13][-6]~q\,
	datad => \ar_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X46_Y33_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X47_Y33_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~25_combout\ = (\ar_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\ & 
-- VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\)))) # (!\ar_sync[13][-1]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\ = CARRY((\ar_sync[13][-1]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\)) # 
-- (!\ar_sync[13][-1]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~24\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~25_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\);

-- Location: FF_X47_Y33_N19
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\);

-- Location: LCCOMB_X59_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ = (\ai_sync[13][-1]~q\ & (\ai_sync[13][-3]~q\)) # (!\ai_sync[13][-1]~q\ & (!\ai_sync[13][-3]~q\ & \ai_sync[13][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datac => \ai_sync[13][-3]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X60_Y30_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\ = (\ai_sync[13][-4]~q\ & (\ai_sync[13][-7]~q\ $ (((!\ai_sync[13][-6]~q\) # (!\ai_sync[13][-5]~q\))))) # (!\ai_sync[13][-4]~q\ & (!\ai_sync[13][-7]~q\ & 
-- ((\ai_sync[13][-5]~q\) # (\ai_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\);

-- Location: LCCOMB_X59_Y32_N22
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X60_Y32_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-8]~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\);

-- Location: FF_X60_Y32_N17
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\);

-- Location: LCCOMB_X56_Y29_N16
\br_latched[13][-7]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-7]~88_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ $ (!\br_latched[13][-8]~85\)))) # (GND)
-- \br_latched[13][-7]~89\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\) # (!\br_latched[13][-8]~85\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ & !\br_latched[13][-8]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\,
	datad => VCC,
	cin => \br_latched[13][-8]~85\,
	combout => \br_latched[13][-7]~88_combout\,
	cout => \br_latched[13][-7]~89\);

-- Location: FF_X56_Y29_N17
\br_latched[13][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-7]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-7]~q\);

-- Location: LCCOMB_X60_Y18_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ = \ar_sync[15][-3]~q\ $ (\ar_sync[15][-1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[15][-3]~q\,
	datad => \ar_sync[15][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X60_Y17_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\ = \ar_sync[15][-7]~q\ $ (((\ar_sync[15][-6]~q\ & (\ar_sync[15][-4]~q\ & \ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\);

-- Location: LCCOMB_X62_Y19_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ = (\ar_sync[15][-11]~q\) # ((\ar_sync[15][-9]~q\) # ((\ar_sync[15][-8]~q\) # (\ar_sync[15][-10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-9]~q\,
	datac => \ar_sync[15][-8]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\);

-- Location: LCCOMB_X61_Y19_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~7_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X60_Y19_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-8]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\);

-- Location: FF_X60_Y19_N17
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X44_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ = (\ai_sync[15][-7]~q\ & (\ai_sync[15][-4]~q\ $ (\ai_sync[15][-6]~q\ $ (!\ai_sync[15][-5]~q\)))) # (!\ai_sync[15][-7]~q\ & ((\ai_sync[15][-4]~q\ & (!\ai_sync[15][-6]~q\ & 
-- \ai_sync[15][-5]~q\)) # (!\ai_sync[15][-4]~q\ & (\ai_sync[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\);

-- Location: LCCOMB_X43_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X47_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ = (!\ai_sync[15][-1]~q\ & ((\ai_sync[15][-2]~q\) # (\ai_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-1]~q\,
	datac => \ai_sync[15][-2]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X47_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~16_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-8]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\);

-- Location: FF_X47_Y20_N13
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\);

-- Location: LCCOMB_X52_Y19_N16
\br_latched[15][-7]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-7]~90_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ $ (!\br_latched[15][-8]~87\)))) # (GND)
-- \br_latched[15][-7]~91\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\) # (!\br_latched[15][-8]~87\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ & !\br_latched[15][-8]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\,
	datad => VCC,
	cin => \br_latched[15][-8]~87\,
	combout => \br_latched[15][-7]~90_combout\,
	cout => \br_latched[15][-7]~91\);

-- Location: FF_X52_Y19_N17
\br_latched[15][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-7]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-7]~q\);

-- Location: LCCOMB_X56_Y19_N10
\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~20_combout\ = ((\br_latched[13][-7]~q\ $ (\br_latched[15][-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\ = CARRY((\br_latched[13][-7]~q\ & ((!\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\) # (!\br_latched[15][-7]~q\))) # (!\br_latched[13][-7]~q\ & (!\br_latched[15][-7]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-7]~q\,
	datab => \br_latched[15][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\);

-- Location: FF_X56_Y19_N11
\g_radix4_2:3:u_radix4_2|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\);

-- Location: LCCOMB_X59_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\ = (\ai_sync[14][-6]~q\ & ((\ai_sync[14][-4]~q\ & ((!\ai_sync[14][-7]~q\) # (!\ai_sync[14][-5]~q\))) # (!\ai_sync[14][-4]~q\ & (!\ai_sync[14][-5]~q\ & 
-- !\ai_sync[14][-7]~q\)))) # (!\ai_sync[14][-6]~q\ & ((\ai_sync[14][-5]~q\ $ (!\ai_sync[14][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-4]~q\,
	datac => \ai_sync[14][-5]~q\,
	datad => \ai_sync[14][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\);

-- Location: LCCOMB_X63_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ = (\ai_sync[14][-9]~q\) # ((\ai_sync[14][-11]~q\) # ((\ai_sync[14][-10]~q\) # (\ai_sync[14][-8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-9]~q\,
	datab => \ai_sync[14][-11]~q\,
	datac => \ai_sync[14][-10]~q\,
	datad => \ai_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\);

-- Location: LCCOMB_X62_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND))))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\ & 
-- ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~13_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X61_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-8]~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\);

-- Location: FF_X61_Y21_N17
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\);

-- Location: LCCOMB_X47_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ = (\ar_sync[14][-1]~q\ & ((\ar_sync[14][-3]~q\) # (!\ar_sync[14][-2]~q\))) # (!\ar_sync[14][-1]~q\ & (!\ar_sync[14][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-1]~q\,
	datac => \ar_sync[14][-3]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\);

-- Location: LCCOMB_X41_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ = (\ar_sync[14][-5]~q\ & ((\ar_sync[14][-7]~q\ & (!\ar_sync[14][-6]~q\)) # (!\ar_sync[14][-7]~q\ & (\ar_sync[14][-6]~q\ & \ar_sync[14][-4]~q\)))) # (!\ar_sync[14][-5]~q\ & 
-- ((\ar_sync[14][-7]~q\ & (\ar_sync[14][-6]~q\ & \ar_sync[14][-4]~q\)) # (!\ar_sync[14][-7]~q\ & ((\ar_sync[14][-6]~q\) # (\ar_sync[14][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-5]~q\,
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-6]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X46_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X47_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ 
-- $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\);

-- Location: FF_X47_Y21_N17
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\);

-- Location: LCCOMB_X57_Y21_N10
\bi_latched[14][-7]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-7]~113_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ $ (\bi_latched[14][-8]~112\)))) # (GND)
-- \bi_latched[14][-7]~114\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ & ((!\bi_latched[14][-8]~112\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & !\bi_latched[14][-8]~112\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[14][-8]~112\,
	combout => \bi_latched[14][-7]~113_combout\,
	cout => \bi_latched[14][-7]~114\);

-- Location: FF_X57_Y21_N11
\bi_latched[14][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-7]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-7]~q\);

-- Location: LCCOMB_X58_Y19_N10
\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~20_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ $ (\bi_latched[14][-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((!\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\) # (!\bi_latched[14][-7]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (!\bi_latched[14][-7]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \bi_latched[14][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\);

-- Location: FF_X58_Y19_N11
\g_radix4_2:3:u_radix4_2|b1i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\);

-- Location: LCCOMB_X57_Y19_N12
\yi_sync[7][-8]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-8]~89_combout\ = (\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\ & (!\yi_sync[7][-9]~88\)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\ & ((\yi_sync[7][-9]~88\) # (GND))))) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\ & (\yi_sync[7][-9]~88\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\ & (!\yi_sync[7][-9]~88\))))
-- \yi_sync[7][-8]~90\ = CARRY((\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\ & ((!\yi_sync[7][-9]~88\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\))) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\ & 
-- !\yi_sync[7][-9]~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[7][-9]~88\,
	combout => \yi_sync[7][-8]~89_combout\,
	cout => \yi_sync[7][-8]~90\);

-- Location: LCCOMB_X45_Y33_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\ = (\ar_sync[13][-4]~q\ & (!\ar_sync[13][-5]~q\ & ((!\ar_sync[13][-6]~q\) # (!\ar_sync[13][-7]~q\)))) # (!\ar_sync[13][-4]~q\ & (((\ar_sync[13][-5]~q\ & 
-- \ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-4]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-5]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\);

-- Location: LCCOMB_X46_Y33_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X44_Y32_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ = \ar_sync[13][-1]~q\ $ (\ar_sync[13][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[13][-1]~q\,
	datad => \ar_sync[13][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\);

-- Location: LCCOMB_X47_Y33_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~27_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~26\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~27_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\);

-- Location: FF_X47_Y33_N21
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X60_Y32_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\ = (\ai_sync[13][-3]~q\ & ((\ai_sync[13][-2]~q\))) # (!\ai_sync[13][-3]~q\ & ((!\ai_sync[13][-2]~q\) # (!\ai_sync[13][-1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-3]~q\,
	datac => \ai_sync[13][-1]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\);

-- Location: LCCOMB_X60_Y30_N26
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ = (\ai_sync[13][-7]~q\ & (((\ai_sync[13][-4]~q\ & \ai_sync[13][-5]~q\)) # (!\ai_sync[13][-6]~q\))) # (!\ai_sync[13][-7]~q\ & ((\ai_sync[13][-6]~q\) # ((!\ai_sync[13][-4]~q\ 
-- & !\ai_sync[13][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\);

-- Location: LCCOMB_X59_Y32_N24
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X60_Y32_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~24_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ 
-- $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~12_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-7]~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\);

-- Location: FF_X60_Y32_N19
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\);

-- Location: LCCOMB_X56_Y29_N18
\br_latched[13][-6]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-6]~92_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & (\br_latched[13][-7]~89\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & 
-- (!\br_latched[13][-7]~89\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & (!\br_latched[13][-7]~89\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & 
-- ((\br_latched[13][-7]~89\) # (GND)))))
-- \br_latched[13][-6]~93\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & !\br_latched[13][-7]~89\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- ((!\br_latched[13][-7]~89\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\,
	datad => VCC,
	cin => \br_latched[13][-7]~89\,
	combout => \br_latched[13][-6]~92_combout\,
	cout => \br_latched[13][-6]~93\);

-- Location: FF_X56_Y29_N19
\br_latched[13][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-6]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-6]~q\);

-- Location: LCCOMB_X47_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ = (\ai_sync[15][-1]~q\ & ((\ai_sync[15][-3]~q\))) # (!\ai_sync[15][-1]~q\ & (\ai_sync[15][-2]~q\ & !\ai_sync[15][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-1]~q\,
	datac => \ai_sync[15][-2]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X44_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\ = (\ai_sync[15][-4]~q\ & ((\ai_sync[15][-5]~q\) # ((\ai_sync[15][-7]~q\ & \ai_sync[15][-6]~q\)))) # (!\ai_sync[15][-4]~q\ & ((\ai_sync[15][-6]~q\ & ((!\ai_sync[15][-5]~q\))) 
-- # (!\ai_sync[15][-6]~q\ & ((\ai_sync[15][-7]~q\) # (\ai_sync[15][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\);

-- Location: LCCOMB_X43_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][12]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X47_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~18_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-7]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\);

-- Location: FF_X47_Y20_N15
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\);

-- Location: LCCOMB_X60_Y19_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\ = \ar_sync[15][-2]~q\ $ (((\ar_sync[15][-1]~q\ & !\ar_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-2]~q\,
	datac => \ar_sync[15][-1]~q\,
	datad => \ar_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X60_Y17_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\ = (\ar_sync[15][-7]~q\ & (((\ar_sync[15][-5]~q\ & \ar_sync[15][-4]~q\)) # (!\ar_sync[15][-6]~q\))) # (!\ar_sync[15][-7]~q\ & (((\ar_sync[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\);

-- Location: LCCOMB_X61_Y19_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][12]~9_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X60_Y19_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-7]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\);

-- Location: FF_X60_Y19_N19
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X52_Y19_N18
\br_latched[15][-6]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-6]~94_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & (\br_latched[15][-7]~91\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & 
-- (!\br_latched[15][-7]~91\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & (!\br_latched[15][-7]~91\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & 
-- ((\br_latched[15][-7]~91\) # (GND)))))
-- \br_latched[15][-6]~95\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & !\br_latched[15][-7]~91\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & 
-- ((!\br_latched[15][-7]~91\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\,
	datad => VCC,
	cin => \br_latched[15][-7]~91\,
	combout => \br_latched[15][-6]~94_combout\,
	cout => \br_latched[15][-6]~95\);

-- Location: FF_X52_Y19_N19
\br_latched[15][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-6]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-6]~q\);

-- Location: LCCOMB_X56_Y19_N12
\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~22_combout\ = (\br_latched[13][-6]~q\ & ((\br_latched[15][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[15][-6]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\ & VCC)))) # 
-- (!\br_latched[13][-6]~q\ & ((\br_latched[15][-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\) # (GND))) # (!\br_latched[15][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\))))
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\ = CARRY((\br_latched[13][-6]~q\ & (\br_latched[15][-6]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[13][-6]~q\ & ((\br_latched[15][-6]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-6]~q\,
	datab => \br_latched[15][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\);

-- Location: FF_X56_Y19_N13
\g_radix4_2:3:u_radix4_2|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~q\);

-- Location: LCCOMB_X60_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ = (\ai_sync[14][-6]~q\ & ((\ai_sync[14][-5]~q\ & ((!\ai_sync[14][-4]~q\) # (!\ai_sync[14][-7]~q\))) # (!\ai_sync[14][-5]~q\ & (!\ai_sync[14][-7]~q\ & 
-- !\ai_sync[14][-4]~q\)))) # (!\ai_sync[14][-6]~q\ & (\ai_sync[14][-4]~q\ $ (((!\ai_sync[14][-5]~q\ & \ai_sync[14][-7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\);

-- Location: LCCOMB_X62_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X65_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ = (\ai_sync[14][-2]~q\ & ((\ai_sync[14][-1]~q\) # (\ai_sync[14][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-2]~q\,
	datac => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X61_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-7]~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\);

-- Location: FF_X61_Y21_N19
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\);

-- Location: LCCOMB_X49_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ = \ar_sync[14][-2]~q\ $ (((\ar_sync[14][-3]~q\) # (\ar_sync[14][-1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X42_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ = (\ar_sync[14][-4]~q\ & ((\ar_sync[14][-5]~q\ & (\ar_sync[14][-6]~q\ & \ar_sync[14][-7]~q\)) # (!\ar_sync[14][-5]~q\ & ((\ar_sync[14][-6]~q\) # (\ar_sync[14][-7]~q\))))) # 
-- (!\ar_sync[14][-4]~q\ & ((\ar_sync[14][-5]~q\ & (!\ar_sync[14][-6]~q\)) # (!\ar_sync[14][-5]~q\ & (\ar_sync[14][-6]~q\ & \ar_sync[14][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-6]~q\,
	datad => \ar_sync[14][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\);

-- Location: LCCOMB_X46_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X47_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\);

-- Location: FF_X47_Y21_N19
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X57_Y21_N12
\bi_latched[14][-6]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-6]~115_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & (!\bi_latched[14][-7]~114\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (\bi_latched[14][-7]~114\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\bi_latched[14][-7]~114\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (!\bi_latched[14][-7]~114\))))
-- \bi_latched[14][-6]~116\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & !\bi_latched[14][-7]~114\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\) # (!\bi_latched[14][-7]~114\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[14][-7]~114\,
	combout => \bi_latched[14][-6]~115_combout\,
	cout => \bi_latched[14][-6]~116\);

-- Location: FF_X57_Y21_N13
\bi_latched[14][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-6]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-6]~q\);

-- Location: LCCOMB_X58_Y19_N12
\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~22_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\bi_latched[14][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\)) # (!\bi_latched[14][-6]~q\ 
-- & (\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\bi_latched[14][-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\) # (GND))) # 
-- (!\bi_latched[14][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\))))
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\bi_latched[14][-6]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & ((\bi_latched[14][-6]~q\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datab => \bi_latched[14][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\);

-- Location: FF_X58_Y19_N13
\g_radix4_2:3:u_radix4_2|b1i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~q\);

-- Location: LCCOMB_X57_Y19_N14
\yi_sync[7][-7]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-7]~91_combout\ = ((\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~q\ $ (\yi_sync[7][-8]~90\)))) # (GND)
-- \yi_sync[7][-7]~92\ = CARRY((\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~q\ & (\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~q\ & !\yi_sync[7][-8]~90\)) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~q\) # 
-- (!\yi_sync[7][-8]~90\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[7][-8]~90\,
	combout => \yi_sync[7][-7]~91_combout\,
	cout => \yi_sync[7][-7]~92\);

-- Location: LCCOMB_X47_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ = (\ai_sync[15][-2]~q\ & ((\ai_sync[15][-1]~q\) # (\ai_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-1]~q\,
	datac => \ai_sync[15][-2]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X44_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ = (\ai_sync[15][-4]~q\ & (!\ai_sync[15][-5]~q\ & ((!\ai_sync[15][-6]~q\) # (!\ai_sync[15][-7]~q\)))) # (!\ai_sync[15][-4]~q\ & ((\ai_sync[15][-7]~q\) # 
-- ((\ai_sync[15][-6]~q\) # (\ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-6]~q\,
	datac => \ai_sync[15][-4]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\);

-- Location: LCCOMB_X43_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X47_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-6]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\);

-- Location: FF_X47_Y20_N17
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\);

-- Location: LCCOMB_X61_Y19_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X60_Y19_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ = (\ar_sync[15][-1]~q\ & ((\ar_sync[15][-2]~q\) # (\ar_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-2]~q\,
	datac => \ar_sync[15][-1]~q\,
	datad => \ar_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X60_Y19_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-6]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\);

-- Location: FF_X60_Y19_N21
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X52_Y19_N20
\br_latched[15][-5]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-5]~98_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\ $ (!\br_latched[15][-6]~95\)))) # (GND)
-- \br_latched[15][-5]~99\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\) # (!\br_latched[15][-6]~95\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\ & !\br_latched[15][-6]~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\,
	datad => VCC,
	cin => \br_latched[15][-6]~95\,
	combout => \br_latched[15][-5]~98_combout\,
	cout => \br_latched[15][-5]~99\);

-- Location: FF_X52_Y19_N21
\br_latched[15][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-5]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-5]~q\);

-- Location: LCCOMB_X60_Y30_N22
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\ = (\ai_sync[13][-7]~q\ & (((\ai_sync[13][-5]~q\)))) # (!\ai_sync[13][-7]~q\ & ((\ai_sync[13][-5]~q\ & ((\ai_sync[13][-6]~q\))) # (!\ai_sync[13][-5]~q\ & (\ai_sync[13][-4]~q\ 
-- & !\ai_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\);

-- Location: LCCOMB_X59_Y32_N26
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X59_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ = \ai_sync[13][-1]~q\ $ (((\ai_sync[13][-3]~q\) # (\ai_sync[13][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datac => \ai_sync[13][-3]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X60_Y32_N20
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-6]~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\);

-- Location: FF_X60_Y32_N21
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\);

-- Location: LCCOMB_X44_Y33_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ = \ar_sync[13][-2]~q\ $ (((\ar_sync[13][-3]~q\) # (\ar_sync[13][-1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[13][-3]~q\,
	datac => \ar_sync[13][-2]~q\,
	datad => \ar_sync[13][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X45_Y33_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\ = (\ar_sync[13][-4]~q\ & ((\ar_sync[13][-5]~q\) # ((\ar_sync[13][-7]~q\ & \ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X46_Y33_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X47_Y33_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~29_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~28\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~29_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\);

-- Location: FF_X47_Y33_N23
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X56_Y29_N20
\br_latched[13][-5]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-5]~96_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ $ (!\br_latched[13][-6]~93\)))) # (GND)
-- \br_latched[13][-5]~97\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\) # (!\br_latched[13][-6]~93\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & !\br_latched[13][-6]~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \br_latched[13][-6]~93\,
	combout => \br_latched[13][-5]~96_combout\,
	cout => \br_latched[13][-5]~97\);

-- Location: FF_X56_Y29_N21
\br_latched[13][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-5]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-5]~q\);

-- Location: LCCOMB_X56_Y19_N14
\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~24_combout\ = ((\br_latched[15][-5]~q\ $ (\br_latched[13][-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\ = CARRY((\br_latched[15][-5]~q\ & (\br_latched[13][-5]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\)) # (!\br_latched[15][-5]~q\ & ((\br_latched[13][-5]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-5]~q\,
	datab => \br_latched[13][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\);

-- Location: FF_X56_Y19_N15
\g_radix4_2:3:u_radix4_2|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\);

-- Location: LCCOMB_X61_Y22_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ = \ai_sync[14][-1]~q\ $ (\ai_sync[14][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X60_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\ = (\ai_sync[14][-6]~q\ & ((\ai_sync[14][-5]~q\ $ (!\ai_sync[14][-4]~q\)))) # (!\ai_sync[14][-6]~q\ & ((\ai_sync[14][-5]~q\) # ((\ai_sync[14][-7]~q\ & 
-- !\ai_sync[14][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-5]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\);

-- Location: LCCOMB_X62_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~16_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X61_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~30_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-6]~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~30_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\);

-- Location: FF_X61_Y21_N21
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\);

-- Location: LCCOMB_X49_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ = (\ar_sync[14][-3]~q\ & (\ar_sync[14][-1]~q\)) # (!\ar_sync[14][-3]~q\ & (!\ar_sync[14][-1]~q\ & \ar_sync[14][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X42_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\ = (\ar_sync[14][-5]~q\ & (\ar_sync[14][-6]~q\ & !\ar_sync[14][-4]~q\)) # (!\ar_sync[14][-5]~q\ & ((\ar_sync[14][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-6]~q\,
	datab => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\);

-- Location: LCCOMB_X46_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X47_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\);

-- Location: FF_X47_Y21_N21
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X57_Y21_N14
\bi_latched[14][-5]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-5]~117_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ $ (\bi_latched[14][-6]~116\)))) # (GND)
-- \bi_latched[14][-5]~118\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ & ((!\bi_latched[14][-6]~116\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & !\bi_latched[14][-6]~116\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[14][-6]~116\,
	combout => \bi_latched[14][-5]~117_combout\,
	cout => \bi_latched[14][-5]~118\);

-- Location: FF_X57_Y21_N15
\bi_latched[14][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-5]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-5]~q\);

-- Location: LCCOMB_X58_Y19_N14
\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~24_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ $ (\bi_latched[14][-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & ((!\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\) # (!\bi_latched[14][-5]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & (!\bi_latched[14][-5]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datab => \bi_latched[14][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\);

-- Location: FF_X58_Y19_N15
\g_radix4_2:3:u_radix4_2|b1i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\);

-- Location: LCCOMB_X57_Y19_N16
\yi_sync[7][-6]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-6]~93_combout\ = (\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\ & (!\yi_sync[7][-7]~92\)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\ & ((\yi_sync[7][-7]~92\) # (GND))))) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\ & (\yi_sync[7][-7]~92\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\ & (!\yi_sync[7][-7]~92\))))
-- \yi_sync[7][-6]~94\ = CARRY((\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\ & ((!\yi_sync[7][-7]~92\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\))) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\ & 
-- !\yi_sync[7][-7]~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[7][-7]~92\,
	combout => \yi_sync[7][-6]~93_combout\,
	cout => \yi_sync[7][-6]~94\);

-- Location: LCCOMB_X59_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ = (\ai_sync[13][-1]~q\) # ((!\ai_sync[13][-3]~q\ & !\ai_sync[13][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datac => \ai_sync[13][-3]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\);

-- Location: LCCOMB_X60_Y30_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ = (\ai_sync[13][-4]~q\ & ((\ai_sync[13][-7]~q\) # ((\ai_sync[13][-5]~q\) # (\ai_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\);

-- Location: LCCOMB_X59_Y32_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X60_Y32_N22
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~28_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ 
-- $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-5]~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~28_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\);

-- Location: FF_X60_Y32_N23
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\);

-- Location: LCCOMB_X46_Y33_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X47_Y33_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~31_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~30\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~31_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\);

-- Location: FF_X47_Y33_N25
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X56_Y29_N22
\br_latched[13][-4]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-4]~100_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & (\br_latched[13][-5]~97\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (!\br_latched[13][-5]~97\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & (!\br_latched[13][-5]~97\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- ((\br_latched[13][-5]~97\) # (GND)))))
-- \br_latched[13][-4]~101\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & !\br_latched[13][-5]~97\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & 
-- ((!\br_latched[13][-5]~97\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \br_latched[13][-5]~97\,
	combout => \br_latched[13][-4]~100_combout\,
	cout => \br_latched[13][-4]~101\);

-- Location: FF_X56_Y29_N23
\br_latched[13][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-4]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-4]~q\);

-- Location: LCCOMB_X61_Y17_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ = \ar_sync[15][-4]~q\ $ (((!\ar_sync[15][-6]~q\ & (!\ar_sync[15][-7]~q\ & !\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\);

-- Location: LCCOMB_X61_Y19_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X60_Y19_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~28_combout\ = ((\ar_sync[15][-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\ = CARRY((\ar_sync[15][-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\))) 
-- # (!\ar_sync[15][-1]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-5]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\);

-- Location: FF_X60_Y19_N23
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X47_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ = \ai_sync[15][-1]~q\ $ (\ai_sync[15][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-1]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X44_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\ = (\ai_sync[15][-5]~q\) # ((\ai_sync[15][-4]~q\) # ((\ai_sync[15][-7]~q\) # (\ai_sync[15][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-5]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-7]~q\,
	datad => \ai_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\);

-- Location: LCCOMB_X43_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X47_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~22_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-5]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\);

-- Location: FF_X47_Y20_N19
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\);

-- Location: LCCOMB_X52_Y19_N22
\br_latched[15][-4]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-4]~102_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & (\br_latched[15][-5]~99\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & 
-- (!\br_latched[15][-5]~99\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & (!\br_latched[15][-5]~99\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & 
-- ((\br_latched[15][-5]~99\) # (GND)))))
-- \br_latched[15][-4]~103\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & !\br_latched[15][-5]~99\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & 
-- ((!\br_latched[15][-5]~99\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\,
	datad => VCC,
	cin => \br_latched[15][-5]~99\,
	combout => \br_latched[15][-4]~102_combout\,
	cout => \br_latched[15][-4]~103\);

-- Location: FF_X52_Y19_N23
\br_latched[15][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-4]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-4]~q\);

-- Location: LCCOMB_X56_Y19_N16
\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~26_combout\ = (\br_latched[13][-4]~q\ & ((\br_latched[15][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\)) # (!\br_latched[15][-4]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\ & VCC)))) # 
-- (!\br_latched[13][-4]~q\ & ((\br_latched[15][-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\) # (GND))) # (!\br_latched[15][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\))))
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\ = CARRY((\br_latched[13][-4]~q\ & (\br_latched[15][-4]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\)) # (!\br_latched[13][-4]~q\ & ((\br_latched[15][-4]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-4]~q\,
	datab => \br_latched[15][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\);

-- Location: FF_X56_Y19_N17
\g_radix4_2:3:u_radix4_2|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~q\);

-- Location: LCCOMB_X61_Y22_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ = \ai_sync[14][-2]~q\ $ (((!\ai_sync[14][-3]~q\ & \ai_sync[14][-1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-3]~q\,
	datab => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X60_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\ = (\ai_sync[14][-5]~q\ & (((!\ai_sync[14][-4]~q\)))) # (!\ai_sync[14][-5]~q\ & ((\ai_sync[14][-7]~q\) # ((\ai_sync[14][-6]~q\) # (\ai_sync[14][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\);

-- Location: LCCOMB_X62_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][14]~17_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X61_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~32_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-5]~31\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~32_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\);

-- Location: FF_X61_Y21_N23
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\);

-- Location: LCCOMB_X49_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ = (\ar_sync[14][-3]~q\ & ((!\ar_sync[14][-2]~q\))) # (!\ar_sync[14][-3]~q\ & (\ar_sync[14][-1]~q\ & \ar_sync[14][-2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X41_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\ = (\ar_sync[14][-5]~q\ & \ar_sync[14][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\);

-- Location: LCCOMB_X46_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|_~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X47_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\);

-- Location: FF_X47_Y21_N23
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X57_Y21_N16
\bi_latched[14][-4]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-4]~119_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & (!\bi_latched[14][-5]~118\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (\bi_latched[14][-5]~118\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((\bi_latched[14][-5]~118\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (!\bi_latched[14][-5]~118\))))
-- \bi_latched[14][-4]~120\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & !\bi_latched[14][-5]~118\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\) # (!\bi_latched[14][-5]~118\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \bi_latched[14][-5]~118\,
	combout => \bi_latched[14][-4]~119_combout\,
	cout => \bi_latched[14][-4]~120\);

-- Location: FF_X57_Y21_N17
\bi_latched[14][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-4]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-4]~q\);

-- Location: LCCOMB_X58_Y19_N16
\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~26_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & ((\bi_latched[14][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\)) # (!\bi_latched[14][-4]~q\ 
-- & (\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & ((\bi_latched[14][-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\) # (GND))) # 
-- (!\bi_latched[14][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\))))
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\bi_latched[14][-4]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & ((\bi_latched[14][-4]~q\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datab => \bi_latched[14][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\);

-- Location: FF_X58_Y19_N17
\g_radix4_2:3:u_radix4_2|b1i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~q\);

-- Location: LCCOMB_X57_Y19_N18
\yi_sync[7][-5]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-5]~95_combout\ = ((\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~q\ $ (\yi_sync[7][-6]~94\)))) # (GND)
-- \yi_sync[7][-5]~96\ = CARRY((\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~q\ & (\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~q\ & !\yi_sync[7][-6]~94\)) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~q\) # 
-- (!\yi_sync[7][-6]~94\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[7][-6]~94\,
	combout => \yi_sync[7][-5]~95_combout\,
	cout => \yi_sync[7][-5]~96\);

-- Location: LCCOMB_X46_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X47_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ = \ar_sync[14][-1]~q\ $ (((!\ar_sync[14][-3]~q\ & \ar_sync[14][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X47_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\);

-- Location: FF_X47_Y21_N25
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X59_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][15]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][15]~18_combout\ = (\ai_sync[14][-6]~q\) # ((\ai_sync[14][-5]~q\) # ((\ai_sync[14][-4]~q\) # (\ai_sync[14][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-5]~q\,
	datac => \ai_sync[14][-4]~q\,
	datad => \ai_sync[14][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][15]~18_combout\);

-- Location: LCCOMB_X62_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][15]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][15]~14_combout\,
	datad => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][15]~18_combout\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X65_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ = (\ai_sync[14][-1]~q\ & ((\ai_sync[14][-3]~q\) # (!\ai_sync[14][-2]~q\))) # (!\ai_sync[14][-1]~q\ & ((!\ai_sync[14][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-2]~q\,
	datac => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\);

-- Location: LCCOMB_X61_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~34_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ 
-- & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\ & VCC)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\) # 
-- (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-4]~33\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~34_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\);

-- Location: FF_X61_Y21_N25
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\);

-- Location: LCCOMB_X57_Y21_N18
\bi_latched[14][-3]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-3]~121_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ $ (\bi_latched[14][-4]~120\)))) # (GND)
-- \bi_latched[14][-3]~122\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ & !\bi_latched[14][-4]~120\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\) # (!\bi_latched[14][-4]~120\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\,
	datad => VCC,
	cin => \bi_latched[14][-4]~120\,
	combout => \bi_latched[14][-3]~121_combout\,
	cout => \bi_latched[14][-3]~122\);

-- Location: FF_X57_Y21_N19
\bi_latched[14][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-3]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-3]~q\);

-- Location: LCCOMB_X58_Y19_N18
\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~28_combout\ = ((\bi_latched[14][-3]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\ = CARRY((\bi_latched[14][-3]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\)) # (!\bi_latched[14][-3]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-3]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\);

-- Location: FF_X58_Y19_N19
\g_radix4_2:3:u_radix4_2|b1i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\);

-- Location: LCCOMB_X60_Y17_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\ = (\ar_sync[15][-4]~q\) # ((\ar_sync[15][-5]~q\) # ((\ar_sync[15][-7]~q\) # (\ar_sync[15][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-4]~q\,
	datab => \ar_sync[15][-5]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\);

-- Location: LCCOMB_X61_Y19_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X60_Y19_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-4]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\);

-- Location: FF_X60_Y19_N25
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X47_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ = \ai_sync[15][-2]~q\ $ (((\ai_sync[15][-1]~q\) # (\ai_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-1]~q\,
	datac => \ai_sync[15][-2]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X47_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~24_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-4]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\);

-- Location: FF_X47_Y20_N21
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\);

-- Location: LCCOMB_X52_Y19_N24
\br_latched[15][-3]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-3]~106_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ $ (!\br_latched[15][-4]~103\)))) # (GND)
-- \br_latched[15][-3]~107\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\) # (!\br_latched[15][-4]~103\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ & !\br_latched[15][-4]~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\,
	datad => VCC,
	cin => \br_latched[15][-4]~103\,
	combout => \br_latched[15][-3]~106_combout\,
	cout => \br_latched[15][-3]~107\);

-- Location: FF_X52_Y19_N25
\br_latched[15][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-3]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-3]~q\);

-- Location: LCCOMB_X59_Y32_N30
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X60_Y32_N24
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~30_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-4]~29\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~30_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\);

-- Location: FF_X60_Y32_N25
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\);

-- Location: LCCOMB_X47_Y33_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~33_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~32\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~33_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\);

-- Location: FF_X47_Y33_N27
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X56_Y29_N24
\br_latched[13][-3]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-3]~104_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ $ (!\br_latched[13][-4]~101\)))) # (GND)
-- \br_latched[13][-3]~105\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\) # (!\br_latched[13][-4]~101\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & !\br_latched[13][-4]~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\,
	datad => VCC,
	cin => \br_latched[13][-4]~101\,
	combout => \br_latched[13][-3]~104_combout\,
	cout => \br_latched[13][-3]~105\);

-- Location: FF_X56_Y29_N25
\br_latched[13][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-3]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-3]~q\);

-- Location: LCCOMB_X56_Y19_N18
\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~28_combout\ = ((\br_latched[15][-3]~q\ $ (\br_latched[13][-3]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\ = CARRY((\br_latched[15][-3]~q\ & (\br_latched[13][-3]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\)) # (!\br_latched[15][-3]~q\ & ((\br_latched[13][-3]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-3]~q\,
	datab => \br_latched[13][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\);

-- Location: FF_X56_Y19_N19
\g_radix4_2:3:u_radix4_2|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\);

-- Location: LCCOMB_X57_Y19_N20
\yi_sync[7][-4]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-4]~97_combout\ = (\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\ & (!\yi_sync[7][-5]~96\)) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\ & (\yi_sync[7][-5]~96\ & VCC)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\ & ((\yi_sync[7][-5]~96\) # (GND))) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\ & (!\yi_sync[7][-5]~96\))))
-- \yi_sync[7][-4]~98\ = CARRY((\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\ & !\yi_sync[7][-5]~96\)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\) # 
-- (!\yi_sync[7][-5]~96\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[7][-5]~96\,
	combout => \yi_sync[7][-4]~97_combout\,
	cout => \yi_sync[7][-4]~98\);

-- Location: LCCOMB_X47_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ = (\ar_sync[14][-2]~q\ & ((\ar_sync[14][-3]~q\) # (\ar_sync[14][-1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X47_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~30_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~30_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\);

-- Location: FF_X47_Y21_N27
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X65_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ = \ai_sync[14][-2]~q\ $ (((\ai_sync[14][-1]~q\) # (\ai_sync[14][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-2]~q\,
	datac => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\);

-- Location: LCCOMB_X61_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~36_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ 
-- $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\) 
-- # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ 
-- & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-3]~35\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~36_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\);

-- Location: FF_X61_Y21_N27
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\);

-- Location: LCCOMB_X57_Y21_N20
\bi_latched[14][-2]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-2]~123_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & (!\bi_latched[14][-3]~122\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & 
-- ((\bi_latched[14][-3]~122\) # (GND))))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & (\bi_latched[14][-3]~122\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & 
-- (!\bi_latched[14][-3]~122\))))
-- \bi_latched[14][-2]~124\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((!\bi_latched[14][-3]~122\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & !\bi_latched[14][-3]~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\,
	datad => VCC,
	cin => \bi_latched[14][-3]~122\,
	combout => \bi_latched[14][-2]~123_combout\,
	cout => \bi_latched[14][-2]~124\);

-- Location: FF_X57_Y21_N21
\bi_latched[14][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-2]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-2]~q\);

-- Location: LCCOMB_X58_Y19_N20
\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~30_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & ((\bi_latched[14][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\)) # (!\bi_latched[14][-2]~q\ 
-- & (\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & ((\bi_latched[14][-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\) # (GND))) # 
-- (!\bi_latched[14][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\))))
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (\bi_latched[14][-2]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & ((\bi_latched[14][-2]~q\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datab => \bi_latched[14][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\);

-- Location: FF_X58_Y19_N21
\g_radix4_2:3:u_radix4_2|b1i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~q\);

-- Location: LCCOMB_X47_Y33_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~35_combout\ = ((\ar_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~36\ = CARRY((\ar_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\))) 
-- # (!\ar_sync[13][-1]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~34\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~35_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~36\);

-- Location: FF_X47_Y33_N29
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X59_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ = (\ai_sync[13][-2]~q\ & ((\ai_sync[13][-1]~q\) # (\ai_sync[13][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datac => \ai_sync[13][-3]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\);

-- Location: LCCOMB_X60_Y32_N26
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~32_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\) 
-- # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ 
-- & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-3]~31\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~32_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\);

-- Location: FF_X60_Y32_N27
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\);

-- Location: LCCOMB_X56_Y29_N26
\br_latched[13][-2]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-2]~108_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & (\br_latched[13][-3]~105\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & 
-- (!\br_latched[13][-3]~105\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & (!\br_latched[13][-3]~105\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & 
-- ((\br_latched[13][-3]~105\) # (GND)))))
-- \br_latched[13][-2]~109\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & !\br_latched[13][-3]~105\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- ((!\br_latched[13][-3]~105\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\,
	datad => VCC,
	cin => \br_latched[13][-3]~105\,
	combout => \br_latched[13][-2]~108_combout\,
	cout => \br_latched[13][-2]~109\);

-- Location: FF_X56_Y29_N27
\br_latched[13][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-2]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-2]~q\);

-- Location: LCCOMB_X60_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ = \ar_sync[15][-2]~q\ $ (((\ar_sync[15][-3]~q\) # (\ar_sync[15][-1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-2]~q\,
	datac => \ar_sync[15][-3]~q\,
	datad => \ar_sync[15][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X60_Y19_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-3]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\);

-- Location: FF_X60_Y19_N27
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X47_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~26_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-3]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~27\);

-- Location: FF_X47_Y20_N23
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\);

-- Location: LCCOMB_X52_Y19_N26
\br_latched[15][-2]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-2]~110_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & (\br_latched[15][-3]~107\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & 
-- (!\br_latched[15][-3]~107\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & (!\br_latched[15][-3]~107\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & 
-- ((\br_latched[15][-3]~107\) # (GND)))))
-- \br_latched[15][-2]~111\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & !\br_latched[15][-3]~107\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & 
-- ((!\br_latched[15][-3]~107\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\,
	datad => VCC,
	cin => \br_latched[15][-3]~107\,
	combout => \br_latched[15][-2]~110_combout\,
	cout => \br_latched[15][-2]~111\);

-- Location: FF_X52_Y19_N27
\br_latched[15][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-2]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-2]~q\);

-- Location: LCCOMB_X56_Y19_N20
\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~30_combout\ = (\br_latched[13][-2]~q\ & ((\br_latched[15][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\)) # (!\br_latched[15][-2]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\ & VCC)))) # 
-- (!\br_latched[13][-2]~q\ & ((\br_latched[15][-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\) # (GND))) # (!\br_latched[15][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\))))
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\ = CARRY((\br_latched[13][-2]~q\ & (\br_latched[15][-2]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\)) # (!\br_latched[13][-2]~q\ & ((\br_latched[15][-2]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-2]~q\,
	datab => \br_latched[15][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\);

-- Location: FF_X56_Y19_N21
\g_radix4_2:3:u_radix4_2|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~q\);

-- Location: LCCOMB_X57_Y19_N22
\yi_sync[7][-3]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-3]~99_combout\ = ((\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~q\ $ (\yi_sync[7][-4]~98\)))) # (GND)
-- \yi_sync[7][-3]~100\ = CARRY((\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~q\ & ((!\yi_sync[7][-4]~98\) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~q\))) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~q\ & 
-- !\yi_sync[7][-4]~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[7][-4]~98\,
	combout => \yi_sync[7][-3]~99_combout\,
	cout => \yi_sync[7][-3]~100\);

-- Location: LCCOMB_X61_Y22_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ = (\ai_sync[14][-1]~q\) # ((!\ai_sync[14][-2]~q\ & !\ai_sync[14][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-2]~q\,
	datac => \ai_sync[14][-1]~q\,
	datad => \ai_sync[14][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\);

-- Location: LCCOMB_X61_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~38_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ 
-- & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\ & VCC)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\) # 
-- (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~39\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-2]~37\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~38_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~39\);

-- Location: FF_X61_Y21_N29
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\);

-- Location: LCCOMB_X47_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~32_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\ar_sync[14][-1]~q\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~33\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\ar_sync[14][-1]~q\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\))) 
-- # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\ar_sync[14][-1]~q\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \ar_sync[14][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~31\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~32_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~33\);

-- Location: FF_X47_Y21_N29
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\);

-- Location: LCCOMB_X57_Y21_N22
\bi_latched[14][-1]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][-1]~125_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ $ (\bi_latched[14][-2]~124\)))) # (GND)
-- \bi_latched[14][-1]~126\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ & ((!\bi_latched[14][-2]~124\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ & !\bi_latched[14][-2]~124\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \bi_latched[14][-2]~124\,
	combout => \bi_latched[14][-1]~125_combout\,
	cout => \bi_latched[14][-1]~126\);

-- Location: FF_X57_Y21_N23
\bi_latched[14][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][-1]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][-1]~q\);

-- Location: LCCOMB_X58_Y19_N22
\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~32_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ $ (\bi_latched[14][-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & ((!\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\) # (!\bi_latched[14][-1]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (!\bi_latched[14][-1]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datab => \bi_latched[14][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\);

-- Location: FF_X58_Y19_N23
\g_radix4_2:3:u_radix4_2|b1i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\);

-- Location: LCCOMB_X47_Y33_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[0]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[0]~37_combout\ = \ar_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~36\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-1]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~36\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[0]~37_combout\);

-- Location: FF_X47_Y33_N31
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[0]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0));

-- Location: LCCOMB_X60_Y32_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~34_combout\ = (\ai_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\ & 
-- VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\)))) # (!\ai_sync[13][-1]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~35\ = CARRY((\ai_sync[13][-1]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\)) # 
-- (!\ai_sync[13][-1]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-2]~33\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~34_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~35\);

-- Location: FF_X60_Y32_N29
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\);

-- Location: LCCOMB_X56_Y29_N28
\br_latched[13][-1]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][-1]~112_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0) $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ $ (!\br_latched[13][-2]~109\)))) # (GND)
-- \br_latched[13][-1]~113\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0) & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\) # (!\br_latched[13][-2]~109\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0) & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ & !\br_latched[13][-2]~109\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0),
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\,
	datad => VCC,
	cin => \br_latched[13][-2]~109\,
	combout => \br_latched[13][-1]~112_combout\,
	cout => \br_latched[13][-1]~113\);

-- Location: FF_X56_Y29_N29
\br_latched[13][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][-1]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][-1]~q\);

-- Location: LCCOMB_X60_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ = (!\ar_sync[15][-1]~q\ & ((\ar_sync[15][-3]~q\) # (\ar_sync[15][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-3]~q\,
	datac => \ar_sync[15][-2]~q\,
	datad => \ar_sync[15][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X60_Y19_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~34_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~35\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-2]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~34_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~35\);

-- Location: FF_X60_Y19_N29
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X47_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~28_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~27\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-2]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~28_combout\);

-- Location: FF_X47_Y20_N25
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\);

-- Location: LCCOMB_X52_Y19_N28
\br_latched[15][-1]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][-1]~114_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ $ (!\br_latched[15][-2]~111\)))) # (GND)
-- \br_latched[15][-1]~115\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\) # (!\br_latched[15][-2]~111\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ & !\br_latched[15][-2]~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\,
	datad => VCC,
	cin => \br_latched[15][-2]~111\,
	combout => \br_latched[15][-1]~114_combout\,
	cout => \br_latched[15][-1]~115\);

-- Location: FF_X52_Y19_N29
\br_latched[15][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][-1]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][-1]~q\);

-- Location: LCCOMB_X56_Y19_N22
\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~32_combout\ = ((\br_latched[13][-1]~q\ $ (\br_latched[15][-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\ = CARRY((\br_latched[13][-1]~q\ & ((!\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\) # (!\br_latched[15][-1]~q\))) # (!\br_latched[13][-1]~q\ & (!\br_latched[15][-1]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-1]~q\,
	datab => \br_latched[15][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\);

-- Location: FF_X56_Y19_N23
\g_radix4_2:3:u_radix4_2|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\);

-- Location: LCCOMB_X57_Y19_N24
\yi_sync[7][-2]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-2]~101_combout\ = (\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\ & (!\yi_sync[7][-3]~100\)) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\ & (\yi_sync[7][-3]~100\ & VCC)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\ & ((\yi_sync[7][-3]~100\) # (GND))) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\ & (!\yi_sync[7][-3]~100\))))
-- \yi_sync[7][-2]~102\ = CARRY((\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\ & !\yi_sync[7][-3]~100\)) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\) # 
-- (!\yi_sync[7][-3]~100\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[7][-3]~100\,
	combout => \yi_sync[7][-2]~101_combout\,
	cout => \yi_sync[7][-2]~102\);

-- Location: LCCOMB_X61_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[0]~40_combout\ = \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~39\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][13]~21_combout\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[-1]~39\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[0]~40_combout\);

-- Location: FF_X61_Y21_N31
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2\(0));

-- Location: LCCOMB_X47_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[0]~34_combout\ = \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~33\ $ (\ar_sync[14][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => \ar_sync[14][-1]~q\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~33\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[0]~34_combout\);

-- Location: FF_X47_Y21_N31
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0));

-- Location: LCCOMB_X57_Y21_N24
\bi_latched[14][0]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[14][0]~127_combout\ = \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2\(0) $ (\bi_latched[14][-1]~126\ $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w2\(0),
	datad => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0),
	cin => \bi_latched[14][-1]~126\,
	combout => \bi_latched[14][0]~127_combout\);

-- Location: FF_X57_Y21_N25
\bi_latched[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[14][0]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[14][0]~q\);

-- Location: LCCOMB_X58_Y19_N24
\g_radix4_2:3:u_radix4_2|b1i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~34_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & ((\bi_latched[14][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\)) # (!\bi_latched[14][0]~q\ & 
-- (\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & ((\bi_latched[14][0]~q\ & ((\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\) # (GND))) # 
-- (!\bi_latched[14][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\))))
-- \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~35\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\bi_latched[14][0]~q\ & !\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & ((\bi_latched[14][0]~q\) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datab => \bi_latched[14][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~35\);

-- Location: FF_X58_Y19_N25
\g_radix4_2:3:u_radix4_2|b1i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~q\);

-- Location: LCCOMB_X60_Y32_N30
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[0]~36_combout\ = \ai_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~35\ $ (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[-1]~35\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[0]~36_combout\);

-- Location: FF_X60_Y32_N31
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1\(0));

-- Location: LCCOMB_X56_Y29_N30
\br_latched[13][0]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[13][0]~116_combout\ = \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1\(0) $ (\br_latched[13][-1]~113\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w1\(0),
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0),
	cin => \br_latched[13][-1]~113\,
	combout => \br_latched[13][0]~116_combout\);

-- Location: FF_X56_Y29_N31
\br_latched[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[13][0]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[13][0]~q\);

-- Location: LCCOMB_X60_Y19_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[0]~36_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[-1]~35\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[0]~36_combout\);

-- Location: FF_X60_Y19_N31
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0\(0));

-- Location: LCCOMB_X52_Y19_N30
\br_latched[15][0]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[15][0]~118_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ $ (\br_latched[15][-1]~115\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w0\(0),
	cin => \br_latched[15][-1]~115\,
	combout => \br_latched[15][0]~118_combout\);

-- Location: FF_X52_Y19_N31
\br_latched[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[15][0]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[15][0]~q\);

-- Location: LCCOMB_X56_Y19_N24
\g_radix4_2:3:u_radix4_2|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~34_combout\ = (\br_latched[13][0]~q\ & ((\br_latched[15][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\)) # (!\br_latched[15][0]~q\ & (\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\ & VCC)))) # 
-- (!\br_latched[13][0]~q\ & ((\br_latched[15][0]~q\ & ((\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\) # (GND))) # (!\br_latched[15][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\))))
-- \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~35\ = CARRY((\br_latched[13][0]~q\ & (\br_latched[15][0]~q\ & !\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\)) # (!\br_latched[13][0]~q\ & ((\br_latched[15][0]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][0]~q\,
	datab => \br_latched[15][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~35\);

-- Location: FF_X56_Y19_N25
\g_radix4_2:3:u_radix4_2|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~q\);

-- Location: LCCOMB_X57_Y19_N26
\yi_sync[7][-1]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][-1]~103_combout\ = ((\g_radix4_2:3:u_radix4_2|b1i_latched[-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-1]~q\ $ (\yi_sync[7][-2]~102\)))) # (GND)
-- \yi_sync[7][-1]~104\ = CARRY((\g_radix4_2:3:u_radix4_2|b1i_latched[-1]~q\ & ((!\yi_sync[7][-2]~102\) # (!\g_radix4_2:3:u_radix4_2|b3r_latched[-1]~q\))) # (!\g_radix4_2:3:u_radix4_2|b1i_latched[-1]~q\ & (!\g_radix4_2:3:u_radix4_2|b3r_latched[-1]~q\ & 
-- !\yi_sync[7][-2]~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[7][-2]~102\,
	combout => \yi_sync[7][-1]~103_combout\,
	cout => \yi_sync[7][-1]~104\);

-- Location: LCCOMB_X56_Y19_N26
\g_radix4_2:3:u_radix4_2|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3r_latched[0]~36_combout\ = \br_latched[13][0]~q\ $ (\g_radix4_2:3:u_radix4_2|b3r_latched[-1]~35\ $ (\br_latched[15][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][0]~q\,
	datad => \br_latched[15][0]~q\,
	cin => \g_radix4_2:3:u_radix4_2|b3r_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b3r_latched[0]~36_combout\);

-- Location: FF_X56_Y19_N27
\g_radix4_2:3:u_radix4_2|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3r_latched\(0));

-- Location: LCCOMB_X58_Y19_N26
\g_radix4_2:3:u_radix4_2|b1i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1i_latched[0]~36_combout\ = \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ $ (\bi_latched[14][0]~q\ $ (\g_radix4_2:3:u_radix4_2|b1i_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datab => \bi_latched[14][0]~q\,
	cin => \g_radix4_2:3:u_radix4_2|b1i_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b1i_latched[0]~36_combout\);

-- Location: FF_X58_Y19_N27
\g_radix4_2:3:u_radix4_2|b1i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1i_latched\(0));

-- Location: LCCOMB_X57_Y19_N28
\yi_sync[7][0]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[7][0]~105_combout\ = \g_radix4_2:3:u_radix4_2|b3r_latched\(0) $ (\yi_sync[7][-1]~104\ $ (!\g_radix4_2:3:u_radix4_2|b1i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3r_latched\(0),
	datad => \g_radix4_2:3:u_radix4_2|b1i_latched\(0),
	cin => \yi_sync[7][-1]~104\,
	combout => \yi_sync[7][0]~105_combout\);

-- Location: DSPMULT_X68_Y19_N0
\Mult15|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult15|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult15|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult15|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X68_Y19_N2
\Mult15|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult15|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult15|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X45_Y33_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\ = (\ar_sync[13][-7]~q\ & ((\ar_sync[13][-4]~q\ & (!\ar_sync[13][-5]~q\ & \ar_sync[13][-6]~q\)) # (!\ar_sync[13][-4]~q\ & (\ar_sync[13][-5]~q\ $ (!\ar_sync[13][-6]~q\))))) # 
-- (!\ar_sync[13][-7]~q\ & (\ar_sync[13][-4]~q\ $ (((\ar_sync[13][-5]~q\ & !\ar_sync[13][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-4]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-5]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X42_Y33_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\ = (\ar_sync[13][-10]~q\ & (((\ar_sync[13][-8]~q\ & \ar_sync[13][-9]~q\)) # (!\ar_sync[13][-11]~q\))) # (!\ar_sync[13][-10]~q\ & ((\ar_sync[13][-11]~q\) # 
-- ((!\ar_sync[13][-8]~q\ & !\ar_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-8]~q\,
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-9]~q\,
	datad => \ar_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\);

-- Location: LCCOMB_X42_Y33_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\ = (\ar_sync[13][-9]~q\ & (\ar_sync[13][-11]~q\ $ (((!\ar_sync[13][-10]~q\) # (!\ar_sync[13][-8]~q\))))) # (!\ar_sync[13][-9]~q\ & (!\ar_sync[13][-11]~q\ & 
-- ((\ar_sync[13][-8]~q\) # (\ar_sync[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-11]~q\,
	datac => \ar_sync[13][-8]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\);

-- Location: LCCOMB_X45_Y33_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ = \ar_sync[13][-5]~q\ $ (((\ar_sync[13][-7]~q\ & (\ar_sync[13][-4]~q\ & !\ar_sync[13][-6]~q\)) # (!\ar_sync[13][-7]~q\ & ((\ar_sync[13][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-4]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-5]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X42_Y33_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ = (\ar_sync[13][-9]~q\ & ((\ar_sync[13][-8]~q\ & ((\ar_sync[13][-10]~q\))) # (!\ar_sync[13][-8]~q\ & ((!\ar_sync[13][-10]~q\) # (!\ar_sync[13][-11]~q\))))) # 
-- (!\ar_sync[13][-9]~q\ & (!\ar_sync[13][-8]~q\ & ((\ar_sync[13][-11]~q\) # (\ar_sync[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-8]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X43_Y33_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\ = \ar_sync[13][-6]~q\ $ (((!\ar_sync[13][-4]~q\ & \ar_sync[13][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-4]~q\,
	datac => \ar_sync[13][-6]~q\,
	datad => \ar_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\);

-- Location: LCCOMB_X42_Y33_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7_combout\ = (\ar_sync[13][-8]~q\ & (\ar_sync[13][-10]~q\ $ (((!\ar_sync[13][-9]~q\))))) # (!\ar_sync[13][-8]~q\ & ((\ar_sync[13][-10]~q\ & ((\ar_sync[13][-11]~q\) # 
-- (!\ar_sync[13][-9]~q\))) # (!\ar_sync[13][-10]~q\ & (\ar_sync[13][-11]~q\ & !\ar_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-8]~q\,
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7_combout\);

-- Location: LCCOMB_X45_Y33_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6_combout\ = \ar_sync[13][-4]~q\ $ (\ar_sync[13][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6_combout\);

-- Location: LCCOMB_X42_Y33_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8_combout\ = (\ar_sync[13][-9]~q\ & ((\ar_sync[13][-11]~q\ & (!\ar_sync[13][-8]~q\ & \ar_sync[13][-10]~q\)) # (!\ar_sync[13][-11]~q\ & (\ar_sync[13][-8]~q\ $ (!\ar_sync[13][-10]~q\))))) 
-- # (!\ar_sync[13][-9]~q\ & (\ar_sync[13][-8]~q\ $ (((\ar_sync[13][-11]~q\ & !\ar_sync[13][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-11]~q\,
	datac => \ar_sync[13][-8]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8_combout\);

-- Location: LCCOMB_X42_Y33_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~combout\ = \ar_sync[13][-9]~q\ $ (((\ar_sync[13][-11]~q\ & (\ar_sync[13][-8]~q\ & !\ar_sync[13][-10]~q\)) # (!\ar_sync[13][-11]~q\ & ((\ar_sync[13][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-9]~q\,
	datab => \ar_sync[13][-8]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X42_Y33_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][6]~9_combout\ = \ar_sync[13][-10]~q\ $ (((\ar_sync[13][-11]~q\ & !\ar_sync[13][-8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[13][-10]~q\,
	datac => \ar_sync[13][-11]~q\,
	datad => \ar_sync[13][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][6]~9_combout\);

-- Location: LCCOMB_X43_Y33_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][6]~9_combout\ & \ar_sync[13][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][6]~9_combout\,
	datab => \ar_sync[13][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X43_Y33_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ar_sync[13][-6]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ar_sync[13][-6]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X43_Y33_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8_combout\ & ((\ar_sync[13][-5]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8_combout\ & (\ar_sync[13][-5]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~8_combout\,
	datab => \ar_sync[13][-5]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X43_Y33_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~7_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X43_Y33_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X43_Y33_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~4_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X43_Y33_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\ & 
-- ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X44_Y33_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ar_sync[13][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ar_sync[13][-3]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\);

-- Location: LCCOMB_X44_Y33_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ar_sync[13][-2]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\ & VCC)) # (!\ar_sync[13][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ar_sync[13][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\)) # (!\ar_sync[13][-2]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\ar_sync[13][-2]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\) # 
-- (!\ar_sync[13][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \ar_sync[13][-2]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~13_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\);

-- Location: LCCOMB_X44_Y33_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\ar_sync[13][-1]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\ar_sync[13][-1]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\ar_sync[13][-1]~q\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \ar_sync[13][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\);

-- Location: FF_X44_Y33_N11
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X58_Y32_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ = (\ai_sync[13][-9]~q\ & (!\ai_sync[13][-8]~q\ & (\ai_sync[13][-10]~q\))) # (!\ai_sync[13][-9]~q\ & (\ai_sync[13][-8]~q\ & ((!\ai_sync[13][-11]~q\) # 
-- (!\ai_sync[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-9]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-10]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X58_Y32_N14
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ = \ai_sync[13][-8]~q\ $ (((\ai_sync[13][-10]~q\ & (!\ai_sync[13][-9]~q\ & \ai_sync[13][-11]~q\)) # (!\ai_sync[13][-10]~q\ & (\ai_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-9]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X58_Y32_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\ = \ai_sync[13][-9]~q\ $ (((\ai_sync[13][-10]~q\ & !\ai_sync[13][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-9]~q\,
	datac => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X59_Y30_N30
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\ = \ai_sync[13][-11]~q\ $ (\ai_sync[13][-10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[13][-11]~q\,
	datad => \ai_sync[13][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\);

-- Location: LCCOMB_X60_Y30_N14
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ = (\ai_sync[13][-7]~q\ & (((\ai_sync[13][-6]~q\)))) # (!\ai_sync[13][-7]~q\ & (!\ai_sync[13][-6]~q\ & ((\ai_sync[13][-4]~q\) # (\ai_sync[13][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X60_Y30_N0
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\ = (!\ai_sync[13][-7]~q\ & ((\ai_sync[13][-4]~q\) # ((\ai_sync[13][-5]~q\) # (\ai_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\);

-- Location: LCCOMB_X60_Y30_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3_combout\ = \ai_sync[13][-4]~q\ $ (((\ai_sync[13][-7]~q\) # ((\ai_sync[13][-5]~q\) # (\ai_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-4]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3_combout\);

-- Location: LCCOMB_X60_Y30_N20
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4_combout\ = \ai_sync[13][-5]~q\ $ (((\ai_sync[13][-7]~q\) # (\ai_sync[13][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-5]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4_combout\);

-- Location: LCCOMB_X60_Y30_N2
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ = \ai_sync[13][-7]~q\ $ (\ai_sync[13][-6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[13][-7]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X58_Y32_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\ = (\ai_sync[13][-10]~q\ & (((\ai_sync[13][-11]~q\)))) # (!\ai_sync[13][-10]~q\ & (!\ai_sync[13][-11]~q\ & ((\ai_sync[13][-8]~q\) # (\ai_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-9]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X58_Y32_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~6_combout\ = (!\ai_sync[13][-11]~q\ & ((\ai_sync[13][-10]~q\) # ((\ai_sync[13][-8]~q\) # (\ai_sync[13][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-10]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-9]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~6_combout\);

-- Location: LCCOMB_X59_Y30_N0
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~6_combout\ & \ai_sync[13][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][4]~6_combout\,
	datab => \ai_sync[13][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X59_Y30_N2
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X59_Y30_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][2]~4_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X59_Y30_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~9_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][3]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X59_Y30_N8
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\ai_sync[13][-11]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\ai_sync[13][-11]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\ai_sync[13][-11]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][4]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X59_Y30_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~1_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X59_Y30_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X59_Y30_N14
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~14_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X59_Y30_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ $ (\ai_sync[13][-7]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ & ((\ai_sync[13][-7]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ & (\ai_sync[13][-7]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~0_combout\,
	datab => \ai_sync[13][-7]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X59_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ = \ai_sync[13][-3]~q\ $ (\ai_sync[13][-2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[13][-3]~q\,
	datad => \ai_sync[13][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\);

-- Location: LCCOMB_X58_Y30_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12_cout\ = CARRY((\ai_sync[13][-3]~q\ & \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-3]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12_cout\);

-- Location: LCCOMB_X58_Y30_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ 
-- & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][1]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~12_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_cout\);

-- Location: LCCOMB_X58_Y30_N8
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\);

-- Location: LCCOMB_X58_Y30_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\) # (GND))))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\ 
-- & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~15_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~16_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\);

-- Location: LCCOMB_X58_Y30_N12
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~19_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~18\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~19_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\);

-- Location: FF_X58_Y30_N13
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\);

-- Location: FF_X58_Y30_N11
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\);

-- Location: FF_X44_Y33_N9
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X54_Y30_N0
\bi_latched[13][-11]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-11]~129_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ & ((GND) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ $ (GND)))
-- \bi_latched[13][-11]~130\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\,
	datad => VCC,
	combout => \bi_latched[13][-11]~129_combout\,
	cout => \bi_latched[13][-11]~130\);

-- Location: LCCOMB_X54_Y30_N2
\bi_latched[13][-10]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-10]~131_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & (!\bi_latched[13][-11]~130\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & 
-- ((\bi_latched[13][-11]~130\) # (GND))))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & (\bi_latched[13][-11]~130\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ 
-- & (!\bi_latched[13][-11]~130\))))
-- \bi_latched[13][-10]~132\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & ((!\bi_latched[13][-11]~130\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & !\bi_latched[13][-11]~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\,
	datad => VCC,
	cin => \bi_latched[13][-11]~130\,
	combout => \bi_latched[13][-10]~131_combout\,
	cout => \bi_latched[13][-10]~132\);

-- Location: FF_X54_Y30_N3
\bi_latched[13][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-10]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-10]~q\);

-- Location: LCCOMB_X42_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ = (\ai_sync[15][-11]~q\ & (((\ai_sync[15][-9]~q\ & \ai_sync[15][-8]~q\)) # (!\ai_sync[15][-10]~q\))) # (!\ai_sync[15][-11]~q\ & (\ai_sync[15][-10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-10]~q\,
	datac => \ai_sync[15][-9]~q\,
	datad => \ai_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X44_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\ = (\ai_sync[15][-4]~q\ & ((\ai_sync[15][-7]~q\ & ((\ai_sync[15][-5]~q\) # (!\ai_sync[15][-6]~q\))) # (!\ai_sync[15][-7]~q\ & (!\ai_sync[15][-6]~q\ & \ai_sync[15][-5]~q\)))) # 
-- (!\ai_sync[15][-4]~q\ & (\ai_sync[15][-6]~q\ $ (((\ai_sync[15][-7]~q\ & \ai_sync[15][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\);

-- Location: LCCOMB_X42_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\ = \ai_sync[15][-11]~q\ $ (((\ai_sync[15][-8]~q\ & (\ai_sync[15][-10]~q\ & \ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\);

-- Location: LCCOMB_X44_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ = (\ai_sync[15][-7]~q\ & (\ai_sync[15][-5]~q\ $ (((\ai_sync[15][-6]~q\) # (!\ai_sync[15][-4]~q\))))) # (!\ai_sync[15][-7]~q\ & ((\ai_sync[15][-6]~q\ & ((\ai_sync[15][-5]~q\))) # 
-- (!\ai_sync[15][-6]~q\ & (\ai_sync[15][-4]~q\ & !\ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X44_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\ = (\ai_sync[15][-7]~q\ & (\ai_sync[15][-4]~q\ $ ((\ai_sync[15][-6]~q\)))) # (!\ai_sync[15][-7]~q\ & (!\ai_sync[15][-6]~q\ & ((\ai_sync[15][-4]~q\) # (\ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\);

-- Location: LCCOMB_X42_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\ = (\ai_sync[15][-8]~q\ & (((!\ai_sync[15][-9]~q\) # (!\ai_sync[15][-10]~q\)))) # (!\ai_sync[15][-8]~q\ & (\ai_sync[15][-11]~q\ & (\ai_sync[15][-10]~q\ & 
-- \ai_sync[15][-9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\);

-- Location: LCCOMB_X42_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ = (\ai_sync[15][-8]~q\ & ((\ai_sync[15][-10]~q\ $ (\ai_sync[15][-9]~q\)))) # (!\ai_sync[15][-8]~q\ & (\ai_sync[15][-9]~q\ & ((!\ai_sync[15][-10]~q\) # 
-- (!\ai_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6_combout\);

-- Location: LCCOMB_X44_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5_combout\ = \ai_sync[15][-4]~q\ $ (((!\ai_sync[15][-7]~q\ & ((\ai_sync[15][-6]~q\) # (\ai_sync[15][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5_combout\);

-- Location: LCCOMB_X42_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7_combout\ = (\ai_sync[15][-8]~q\ & ((\ai_sync[15][-11]~q\ & ((\ai_sync[15][-9]~q\) # (!\ai_sync[15][-10]~q\))) # (!\ai_sync[15][-11]~q\ & (!\ai_sync[15][-10]~q\ & 
-- \ai_sync[15][-9]~q\)))) # (!\ai_sync[15][-8]~q\ & (\ai_sync[15][-10]~q\ $ (((\ai_sync[15][-11]~q\ & \ai_sync[15][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7_combout\);

-- Location: LCCOMB_X42_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ = (\ai_sync[15][-11]~q\ & (\ai_sync[15][-9]~q\ $ (((\ai_sync[15][-10]~q\) # (!\ai_sync[15][-8]~q\))))) # (!\ai_sync[15][-11]~q\ & ((\ai_sync[15][-10]~q\ & 
-- ((\ai_sync[15][-9]~q\))) # (!\ai_sync[15][-10]~q\ & (\ai_sync[15][-8]~q\ & !\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X42_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\ = (\ai_sync[15][-11]~q\ & (\ai_sync[15][-8]~q\ $ ((\ai_sync[15][-10]~q\)))) # (!\ai_sync[15][-11]~q\ & (!\ai_sync[15][-10]~q\ & ((\ai_sync[15][-8]~q\) # (\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-8]~q\,
	datac => \ai_sync[15][-10]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X45_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ai_sync[15][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X45_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X45_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][8]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X45_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][9]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][5]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X45_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][6]~3_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][10]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X45_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][11]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X45_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X46_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ai_sync[15][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ai_sync[15][-3]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\);

-- Location: LCCOMB_X46_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\)) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~13_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\);

-- Location: LCCOMB_X46_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\);

-- Location: FF_X46_Y20_N7
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\);

-- Location: LCCOMB_X61_Y17_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ = (!\ar_sync[15][-7]~q\ & ((\ar_sync[15][-6]~q\) # ((\ar_sync[15][-5]~q\) # (\ar_sync[15][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-5]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\);

-- Location: LCCOMB_X61_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\ = (\ar_sync[15][-9]~q\ & (((\ar_sync[15][-8]~q\)) # (!\ar_sync[15][-10]~q\))) # (!\ar_sync[15][-9]~q\ & ((\ar_sync[15][-10]~q\ & ((\ar_sync[15][-11]~q\) # 
-- (!\ar_sync[15][-8]~q\))) # (!\ar_sync[15][-10]~q\ & (\ar_sync[15][-11]~q\ & !\ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X61_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ = (\ar_sync[15][-9]~q\ & ((\ar_sync[15][-10]~q\ $ (\ar_sync[15][-8]~q\)))) # (!\ar_sync[15][-9]~q\ & ((\ar_sync[15][-11]~q\ & (\ar_sync[15][-10]~q\ $ (!\ar_sync[15][-8]~q\))) # 
-- (!\ar_sync[15][-11]~q\ & (\ar_sync[15][-10]~q\ & !\ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-11]~q\,
	datac => \ar_sync[15][-10]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X61_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]~combout\ = (\ar_sync[15][-9]~q\ & (\ar_sync[15][-10]~q\ & (!\ar_sync[15][-11]~q\))) # (!\ar_sync[15][-9]~q\ & ((\ar_sync[15][-11]~q\) # ((!\ar_sync[15][-10]~q\ & \ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X62_Y19_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\ = (\ar_sync[15][-11]~q\ & (\ar_sync[15][-10]~q\)) # (!\ar_sync[15][-11]~q\ & (!\ar_sync[15][-10]~q\ & ((\ar_sync[15][-9]~q\) # (\ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\);

-- Location: LCCOMB_X62_Y19_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\ = (!\ar_sync[15][-11]~q\ & ((\ar_sync[15][-10]~q\) # ((\ar_sync[15][-9]~q\) # (\ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\);

-- Location: LCCOMB_X61_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[15][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X61_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X61_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X61_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (GND))))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X61_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X60_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~10_combout\ = (\ar_sync[15][-3]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\ar_sync[15][-3]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\ = CARRY((\ar_sync[15][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\);

-- Location: FF_X60_Y20_N1
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\);

-- Location: FF_X46_Y20_N5
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\);

-- Location: FF_X61_Y20_N15
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]~q\);

-- Location: LCCOMB_X54_Y20_N8
\bi_latched[15][-11]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-11]~133_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ & ((GND) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]~q\ $ (GND)))
-- \bi_latched[15][-11]~134\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-11]~q\,
	datad => VCC,
	combout => \bi_latched[15][-11]~133_combout\,
	cout => \bi_latched[15][-11]~134\);

-- Location: LCCOMB_X54_Y20_N10
\bi_latched[15][-10]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-10]~135_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\ & (!\bi_latched[15][-11]~134\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\ & 
-- (\bi_latched[15][-11]~134\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\ & ((\bi_latched[15][-11]~134\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\ 
-- & (!\bi_latched[15][-11]~134\))))
-- \bi_latched[15][-10]~136\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\ & !\bi_latched[15][-11]~134\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\) # (!\bi_latched[15][-11]~134\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	cin => \bi_latched[15][-11]~134\,
	combout => \bi_latched[15][-10]~135_combout\,
	cout => \bi_latched[15][-10]~136\);

-- Location: FF_X54_Y20_N11
\bi_latched[15][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-10]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-10]~q\);

-- Location: FF_X54_Y30_N1
\bi_latched[13][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-11]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-11]~q\);

-- Location: FF_X54_Y20_N9
\bi_latched[15][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-11]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-11]~q\);

-- Location: LCCOMB_X54_Y24_N2
\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\ = CARRY((\bi_latched[13][-11]~q\) # (!\bi_latched[15][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-11]~q\,
	datab => \bi_latched[15][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\);

-- Location: LCCOMB_X54_Y24_N4
\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~14_combout\ = (\bi_latched[13][-10]~q\ & ((\bi_latched[15][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\)) # (!\bi_latched[15][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\ & 
-- VCC)))) # (!\bi_latched[13][-10]~q\ & ((\bi_latched[15][-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\) # (GND))) # (!\bi_latched[15][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\))))
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\ = CARRY((\bi_latched[13][-10]~q\ & (\bi_latched[15][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\)) # (!\bi_latched[13][-10]~q\ & ((\bi_latched[15][-10]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-10]~q\,
	datab => \bi_latched[15][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\);

-- Location: FF_X54_Y24_N5
\g_radix4_2:3:u_radix4_2|b3i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~q\);

-- Location: LCCOMB_X42_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ = (\ar_sync[14][-4]~q\ & ((\ar_sync[14][-5]~q\ & (!\ar_sync[14][-7]~q\ & \ar_sync[14][-6]~q\)) # (!\ar_sync[14][-5]~q\ & (\ar_sync[14][-7]~q\ $ (!\ar_sync[14][-6]~q\))))) # 
-- (!\ar_sync[14][-4]~q\ & ((\ar_sync[14][-5]~q\ & (\ar_sync[14][-7]~q\ & !\ar_sync[14][-6]~q\)) # (!\ar_sync[14][-5]~q\ & (!\ar_sync[14][-7]~q\ & \ar_sync[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X45_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ = (\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\ & ((!\ar_sync[14][-10]~q\))) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\)))) # 
-- (!\ar_sync[14][-9]~q\ & (((\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\)) # (!\ar_sync[14][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X42_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\ = (\ar_sync[14][-5]~q\ & (\ar_sync[14][-4]~q\ $ (\ar_sync[14][-7]~q\ $ (!\ar_sync[14][-6]~q\)))) # (!\ar_sync[14][-5]~q\ & ((\ar_sync[14][-4]~q\ & (!\ar_sync[14][-7]~q\ & 
-- \ar_sync[14][-6]~q\)) # (!\ar_sync[14][-4]~q\ & (\ar_sync[14][-7]~q\ & !\ar_sync[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\);

-- Location: LCCOMB_X45_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ = (\ar_sync[14][-8]~q\ & (\ar_sync[14][-10]~q\ $ (((\ar_sync[14][-9]~q\) # (\ar_sync[14][-11]~q\))))) # (!\ar_sync[14][-8]~q\ & (\ar_sync[14][-10]~q\ & ((!\ar_sync[14][-11]~q\) 
-- # (!\ar_sync[14][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X45_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ = \ar_sync[14][-11]~q\ $ (((\ar_sync[14][-9]~q\ & (!\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\)) # (!\ar_sync[14][-9]~q\ & (\ar_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\);

-- Location: LCCOMB_X42_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ = (\ar_sync[14][-7]~q\ & (\ar_sync[14][-5]~q\ $ (((\ar_sync[14][-4]~q\ & \ar_sync[14][-6]~q\))))) # (!\ar_sync[14][-7]~q\ & (!\ar_sync[14][-5]~q\ & ((\ar_sync[14][-4]~q\) # 
-- (\ar_sync[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X42_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\ = (\ar_sync[14][-4]~q\ & ((\ar_sync[14][-7]~q\ $ (!\ar_sync[14][-6]~q\)))) # (!\ar_sync[14][-4]~q\ & (!\ar_sync[14][-6]~q\ & ((\ar_sync[14][-5]~q\) # (\ar_sync[14][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X42_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4_combout\ = \ar_sync[14][-4]~q\ $ (((!\ar_sync[14][-7]~q\ & ((\ar_sync[14][-5]~q\) # (\ar_sync[14][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4_combout\);

-- Location: LCCOMB_X45_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ = (\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\ & (!\ar_sync[14][-8]~q\ & !\ar_sync[14][-10]~q\)) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\)))) # 
-- (!\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\ & (\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\)) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-8]~q\ $ (\ar_sync[14][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X42_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5_combout\ = \ar_sync[14][-5]~q\ $ (((\ar_sync[14][-7]~q\) # (\ar_sync[14][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[14][-7]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5_combout\);

-- Location: LCCOMB_X45_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6_combout\ = (\ar_sync[14][-9]~q\ & (\ar_sync[14][-11]~q\ $ (\ar_sync[14][-8]~q\ $ (!\ar_sync[14][-10]~q\)))) # (!\ar_sync[14][-9]~q\ & ((\ar_sync[14][-11]~q\ & (!\ar_sync[14][-8]~q\ & 
-- !\ar_sync[14][-10]~q\)) # (!\ar_sync[14][-11]~q\ & (\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6_combout\);

-- Location: LCCOMB_X42_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7_combout\ = \ar_sync[14][-7]~q\ $ (\ar_sync[14][-6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7_combout\);

-- Location: LCCOMB_X45_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8_combout\ = (\ar_sync[14][-11]~q\ & (\ar_sync[14][-9]~q\ $ (((\ar_sync[14][-8]~q\ & \ar_sync[14][-10]~q\))))) # (!\ar_sync[14][-11]~q\ & (!\ar_sync[14][-9]~q\ & ((\ar_sync[14][-8]~q\) # 
-- (\ar_sync[14][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8_combout\);

-- Location: LCCOMB_X45_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][4]~combout\ = (\ar_sync[14][-11]~q\ & ((\ar_sync[14][-8]~q\ $ (!\ar_sync[14][-10]~q\)))) # (!\ar_sync[14][-11]~q\ & (!\ar_sync[14][-10]~q\ & ((\ar_sync[14][-9]~q\) # 
-- (\ar_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-11]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][4]~combout\);

-- Location: LCCOMB_X44_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[14][-7]~q\ & \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][4]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][4]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X44_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][1]~7_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][5]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X44_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][2]~5_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][6]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X44_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][3]~4_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X44_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][4]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X44_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][9]~3_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X44_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][6]~2_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X44_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][7]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][11]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X44_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][12]~0_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X49_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]~combout\ = \ar_sync[14][-1]~q\ $ (((\ar_sync[14][-3]~q\) # (\ar_sync[14][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]~combout\);

-- Location: LCCOMB_X49_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]~combout\ = \ar_sync[14][-3]~q\ $ (\ar_sync[14][-2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[14][-3]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]~combout\);

-- Location: LCCOMB_X43_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\ = CARRY((\ar_sync[14][-3]~q\ & \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\);

-- Location: LCCOMB_X43_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ 
-- & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][1]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~13_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15_cout\);

-- Location: LCCOMB_X43_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][2]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~15_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\);

-- Location: LCCOMB_X43_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\)) 
-- # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~17_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\);

-- Location: LCCOMB_X43_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\);

-- Location: FF_X43_Y21_N9
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X63_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ = (\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\ & ((!\ai_sync[14][-11]~q\) # (!\ai_sync[14][-9]~q\))) # (!\ai_sync[14][-8]~q\ & (!\ai_sync[14][-9]~q\ & 
-- !\ai_sync[14][-11]~q\)))) # (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-9]~q\ & ((\ai_sync[14][-11]~q\))) # (!\ai_sync[14][-9]~q\ & (\ai_sync[14][-8]~q\ & !\ai_sync[14][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-9]~q\,
	datad => \ai_sync[14][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X60_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ = (\ai_sync[14][-5]~q\ & ((\ai_sync[14][-7]~q\ & ((\ai_sync[14][-6]~q\) # (\ai_sync[14][-4]~q\))) # (!\ai_sync[14][-7]~q\ & ((!\ai_sync[14][-4]~q\) # (!\ai_sync[14][-6]~q\))))) 
-- # (!\ai_sync[14][-5]~q\ & (\ai_sync[14][-7]~q\ $ (((\ai_sync[14][-6]~q\ & \ai_sync[14][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-5]~q\,
	datab => \ai_sync[14][-7]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X63_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2_combout\ = (\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\ & ((\ai_sync[14][-11]~q\) # (\ai_sync[14][-9]~q\))) # (!\ai_sync[14][-8]~q\ & (\ai_sync[14][-11]~q\ & \ai_sync[14][-9]~q\)))) 
-- # (!\ai_sync[14][-10]~q\ & (\ai_sync[14][-8]~q\ $ (((\ai_sync[14][-11]~q\) # (\ai_sync[14][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2_combout\);

-- Location: LCCOMB_X60_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1_combout\ = \ai_sync[14][-6]~q\ $ (\ai_sync[14][-4]~q\ $ (((\ai_sync[14][-7]~q\ & \ai_sync[14][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-4]~q\,
	datac => \ai_sync[14][-7]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1_combout\);

-- Location: LCCOMB_X63_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ = (\ai_sync[14][-10]~q\ & (\ai_sync[14][-8]~q\ $ (\ai_sync[14][-11]~q\ $ (!\ai_sync[14][-9]~q\)))) # (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-11]~q\ & (\ai_sync[14][-8]~q\ & 
-- !\ai_sync[14][-9]~q\)) # (!\ai_sync[14][-11]~q\ & ((\ai_sync[14][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-11]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\);

-- Location: LCCOMB_X64_Y21_N0
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\ = \ai_sync[14][-7]~q\ $ (\ai_sync[14][-5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-7]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\);

-- Location: LCCOMB_X63_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\ = (\ai_sync[14][-9]~q\ & ((\ai_sync[14][-10]~q\ & ((\ai_sync[14][-11]~q\) # (!\ai_sync[14][-8]~q\))) # (!\ai_sync[14][-10]~q\ & ((\ai_sync[14][-8]~q\) # 
-- (!\ai_sync[14][-11]~q\))))) # (!\ai_sync[14][-9]~q\ & (\ai_sync[14][-11]~q\ $ (((\ai_sync[14][-10]~q\ & \ai_sync[14][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datab => \ai_sync[14][-8]~q\,
	datac => \ai_sync[14][-9]~q\,
	datad => \ai_sync[14][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X64_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ai_sync[14][-7]~q\ & \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X64_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ai_sync[14][-6]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ai_sync[14][-6]~q\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][12]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X64_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][9]~4_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][5]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X64_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][10]~2_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][6]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X64_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][11]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X64_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][12]~0_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~15_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X65_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~12_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\ai_sync[14][-3]~q\ $ (VCC))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\ai_sync[14][-3]~q\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ai_sync[14][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ai_sync[14][-3]~q\,
	datad => VCC,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\);

-- Location: LCCOMB_X65_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ai_sync[14][-2]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\ & 
-- VCC)) # (!\ai_sync[14][-2]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ai_sync[14][-2]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\)) # (!\ai_sync[14][-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\ai_sync[14][-2]~q\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\) # (!\ai_sync[14][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \ai_sync[14][-2]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\);

-- Location: FF_X65_Y21_N5
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\);

-- Location: FF_X65_Y21_N3
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\);

-- Location: FF_X43_Y21_N7
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X54_Y21_N8
\br_latched[14][-11]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-11]~120_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\ $ (VCC))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\ & VCC))
-- \br_latched[14][-11]~121\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\ & \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-11]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-11]~q\,
	datad => VCC,
	combout => \br_latched[14][-11]~120_combout\,
	cout => \br_latched[14][-11]~121\);

-- Location: LCCOMB_X54_Y21_N10
\br_latched[14][-10]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-10]~122_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & (\br_latched[14][-11]~121\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & 
-- (!\br_latched[14][-11]~121\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & (!\br_latched[14][-11]~121\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & 
-- ((\br_latched[14][-11]~121\) # (GND)))))
-- \br_latched[14][-10]~123\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\ & !\br_latched[14][-11]~121\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\ & 
-- ((!\br_latched[14][-11]~121\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~q\,
	datad => VCC,
	cin => \br_latched[14][-11]~121\,
	combout => \br_latched[14][-10]~122_combout\,
	cout => \br_latched[14][-10]~123\);

-- Location: FF_X54_Y21_N11
\br_latched[14][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-10]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-10]~q\);

-- Location: FF_X54_Y21_N9
\br_latched[14][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-11]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-11]~q\);

-- Location: LCCOMB_X55_Y24_N6
\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\) # (!\br_latched[14][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-11]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\);

-- Location: LCCOMB_X55_Y24_N8
\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~14_combout\ = (\br_latched[14][-10]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\) # (GND))))) # (!\br_latched[14][-10]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\))))
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\ = CARRY((\br_latched[14][-10]~q\ & ((!\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\))) # 
-- (!\br_latched[14][-10]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-10]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\);

-- Location: FF_X55_Y24_N9
\g_radix4_2:3:u_radix4_2|b1r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~q\);

-- Location: LCCOMB_X59_Y24_N2
\yr_sync[7][-11]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-11]~122_combout\ = (\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~q\ & VCC))
-- \yr_sync[7][-11]~123\ = CARRY((\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~q\ & \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~q\,
	datad => VCC,
	combout => \yr_sync[7][-11]~122_combout\,
	cout => \yr_sync[7][-11]~123\);

-- Location: LCCOMB_X42_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ = \ar_sync[14][-7]~q\ $ (((\ar_sync[14][-4]~q\ & (!\ar_sync[14][-5]~q\)) # (!\ar_sync[14][-4]~q\ & (\ar_sync[14][-5]~q\ & \ar_sync[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-4]~q\,
	datab => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\);

-- Location: LCCOMB_X45_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ = (\ar_sync[14][-9]~q\ & (((\ar_sync[14][-8]~q\)) # (!\ar_sync[14][-10]~q\))) # (!\ar_sync[14][-9]~q\ & (!\ar_sync[14][-8]~q\ & ((\ar_sync[14][-10]~q\) # 
-- (\ar_sync[14][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-10]~q\,
	datac => \ar_sync[14][-8]~q\,
	datad => \ar_sync[14][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\);

-- Location: LCCOMB_X44_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][9]~9_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][13]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X43_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-10]~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\);

-- Location: FF_X43_Y21_N11
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X60_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\ = (\ai_sync[14][-6]~q\ & (\ai_sync[14][-4]~q\ $ (\ai_sync[14][-7]~q\ $ (!\ai_sync[14][-5]~q\)))) # (!\ai_sync[14][-6]~q\ & ((\ai_sync[14][-7]~q\ & (\ai_sync[14][-4]~q\ & 
-- !\ai_sync[14][-5]~q\)) # (!\ai_sync[14][-7]~q\ & ((\ai_sync[14][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-4]~q\,
	datac => \ai_sync[14][-7]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X64_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\ = (\ai_sync[14][-8]~q\ & ((!\ai_sync[14][-9]~q\))) # (!\ai_sync[14][-8]~q\ & (\ai_sync[14][-10]~q\ & \ai_sync[14][-9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-10]~q\,
	datac => \ai_sync[14][-8]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X64_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][9]~5_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X65_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~16_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-10]~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\);

-- Location: FF_X65_Y21_N7
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\);

-- Location: LCCOMB_X54_Y21_N12
\br_latched[14][-9]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-9]~124_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ $ (!\br_latched[14][-10]~123\)))) # (GND)
-- \br_latched[14][-9]~125\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\) # (!\br_latched[14][-10]~123\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\ & !\br_latched[14][-10]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~q\,
	datad => VCC,
	cin => \br_latched[14][-10]~123\,
	combout => \br_latched[14][-9]~124_combout\,
	cout => \br_latched[14][-9]~125\);

-- Location: FF_X54_Y21_N13
\br_latched[14][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-9]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-9]~q\);

-- Location: LCCOMB_X55_Y24_N10
\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~16_combout\ = ((\br_latched[14][-9]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\ = CARRY((\br_latched[14][-9]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\)) # (!\br_latched[14][-9]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-9]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\);

-- Location: FF_X55_Y24_N11
\g_radix4_2:3:u_radix4_2|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\);

-- Location: LCCOMB_X42_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\ = \ai_sync[15][-9]~q\ $ (((\ai_sync[15][-10]~q\) # (\ai_sync[15][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[15][-10]~q\,
	datac => \ai_sync[15][-11]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\);

-- Location: LCCOMB_X45_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ = (\ai_sync[15][-4]~q\ & (\ai_sync[15][-6]~q\ $ ((\ai_sync[15][-5]~q\)))) # (!\ai_sync[15][-4]~q\ & (\ai_sync[15][-5]~q\ & ((!\ai_sync[15][-7]~q\) # (!\ai_sync[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-4]~q\,
	datab => \ai_sync[15][-6]~q\,
	datac => \ai_sync[15][-5]~q\,
	datad => \ai_sync[15][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\);

-- Location: LCCOMB_X45_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~9_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X46_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-10]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\);

-- Location: FF_X46_Y20_N9
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\);

-- Location: LCCOMB_X61_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\ = (\ar_sync[15][-9]~q\ & (((!\ar_sync[15][-8]~q\)))) # (!\ar_sync[15][-9]~q\ & ((\ar_sync[15][-10]~q\ & ((!\ar_sync[15][-8]~q\) # (!\ar_sync[15][-11]~q\))) # 
-- (!\ar_sync[15][-10]~q\ & ((\ar_sync[15][-11]~q\) # (\ar_sync[15][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X61_Y17_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ = (\ar_sync[15][-6]~q\ & (((\ar_sync[15][-7]~q\)))) # (!\ar_sync[15][-6]~q\ & (!\ar_sync[15][-7]~q\ & ((\ar_sync[15][-5]~q\) # (\ar_sync[15][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-5]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X61_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X60_Y20_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~12_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-10]~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\);

-- Location: FF_X60_Y20_N3
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X54_Y20_N12
\bi_latched[15][-9]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-9]~139_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~q\ $ (\bi_latched[15][-10]~136\)))) # (GND)
-- \bi_latched[15][-9]~140\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ & ((!\bi_latched[15][-10]~136\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~q\ & !\bi_latched[15][-10]~136\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[15][-10]~136\,
	combout => \bi_latched[15][-9]~139_combout\,
	cout => \bi_latched[15][-9]~140\);

-- Location: FF_X54_Y20_N13
\bi_latched[15][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-9]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-9]~q\);

-- Location: LCCOMB_X58_Y32_N10
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ = (\ai_sync[13][-8]~q\ & ((\ai_sync[13][-9]~q\) # ((\ai_sync[13][-10]~q\ & \ai_sync[13][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-9]~q\,
	datab => \ai_sync[13][-8]~q\,
	datac => \ai_sync[13][-10]~q\,
	datad => \ai_sync[13][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X59_Y30_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][9]~5_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[0][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X58_Y30_N14
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~21_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-10]~20\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~21_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\);

-- Location: FF_X58_Y30_N15
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\);

-- Location: LCCOMB_X45_Y33_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\ = (\ar_sync[13][-5]~q\ & (\ar_sync[13][-6]~q\ & ((\ar_sync[13][-7]~q\) # (\ar_sync[13][-4]~q\)))) # (!\ar_sync[13][-5]~q\ & ((\ar_sync[13][-4]~q\ & ((!\ar_sync[13][-6]~q\))) 
-- # (!\ar_sync[13][-4]~q\ & ((\ar_sync[13][-7]~q\) # (\ar_sync[13][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\);

-- Location: LCCOMB_X43_Y33_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~10_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X44_Y33_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~10_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\);

-- Location: FF_X44_Y33_N13
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X54_Y30_N4
\bi_latched[13][-9]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-9]~137_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ $ (\bi_latched[13][-10]~132\)))) # (GND)
-- \bi_latched[13][-9]~138\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ & ((!\bi_latched[13][-10]~132\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ & !\bi_latched[13][-10]~132\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\,
	datad => VCC,
	cin => \bi_latched[13][-10]~132\,
	combout => \bi_latched[13][-9]~137_combout\,
	cout => \bi_latched[13][-9]~138\);

-- Location: FF_X54_Y30_N5
\bi_latched[13][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-9]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-9]~q\);

-- Location: LCCOMB_X54_Y24_N6
\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~16_combout\ = ((\bi_latched[15][-9]~q\ $ (\bi_latched[13][-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\ = CARRY((\bi_latched[15][-9]~q\ & (\bi_latched[13][-9]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\)) # (!\bi_latched[15][-9]~q\ & ((\bi_latched[13][-9]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-9]~q\,
	datab => \bi_latched[13][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\);

-- Location: FF_X54_Y24_N7
\g_radix4_2:3:u_radix4_2|b3i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\);

-- Location: LCCOMB_X59_Y24_N4
\yr_sync[7][-10]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-10]~124_combout\ = (\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\ & (\yr_sync[7][-11]~123\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\ & (!\yr_sync[7][-11]~123\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\ & (!\yr_sync[7][-11]~123\)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\ & ((\yr_sync[7][-11]~123\) # (GND)))))
-- \yr_sync[7][-10]~125\ = CARRY((\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\ & !\yr_sync[7][-11]~123\)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\ & ((!\yr_sync[7][-11]~123\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~q\,
	datad => VCC,
	cin => \yr_sync[7][-11]~123\,
	combout => \yr_sync[7][-10]~124_combout\,
	cout => \yr_sync[7][-10]~125\);

-- Location: LCCOMB_X60_Y30_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\ = \ai_sync[13][-5]~q\ $ (((\ai_sync[13][-6]~q\ & !\ai_sync[13][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-5]~q\,
	datac => \ai_sync[13][-6]~q\,
	datad => \ai_sync[13][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X59_Y30_N20
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X58_Y30_N16
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~23_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\ai_sync[13][-1]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\ai_sync[13][-1]~q\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\))) 
-- # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\ai_sync[13][-1]~q\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \ai_sync[13][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-9]~22\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~23_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\);

-- Location: FF_X58_Y30_N17
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\);

-- Location: LCCOMB_X45_Y33_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ = (\ar_sync[13][-5]~q\ & ((\ar_sync[13][-4]~q\ & ((\ar_sync[13][-6]~q\))) # (!\ar_sync[13][-4]~q\ & ((!\ar_sync[13][-6]~q\) # (!\ar_sync[13][-7]~q\))))) # (!\ar_sync[13][-5]~q\ 
-- & (!\ar_sync[13][-4]~q\ & ((\ar_sync[13][-7]~q\) # (\ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-5]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X43_Y33_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X44_Y33_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~20_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\);

-- Location: FF_X44_Y33_N15
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X54_Y30_N6
\bi_latched[13][-8]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-8]~141_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & (!\bi_latched[13][-9]~138\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & 
-- (\bi_latched[13][-9]~138\ & VCC)))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & ((\bi_latched[13][-9]~138\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & 
-- (!\bi_latched[13][-9]~138\))))
-- \bi_latched[13][-8]~142\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & !\bi_latched[13][-9]~138\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\) # (!\bi_latched[13][-9]~138\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\,
	datad => VCC,
	cin => \bi_latched[13][-9]~138\,
	combout => \bi_latched[13][-8]~141_combout\,
	cout => \bi_latched[13][-8]~142\);

-- Location: FF_X54_Y30_N7
\bi_latched[13][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-8]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-8]~q\);

-- Location: LCCOMB_X42_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\ = \ai_sync[15][-8]~q\ $ (((!\ai_sync[15][-11]~q\ & (!\ai_sync[15][-10]~q\ & !\ai_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-11]~q\,
	datab => \ai_sync[15][-10]~q\,
	datac => \ai_sync[15][-8]~q\,
	datad => \ai_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\);

-- Location: LCCOMB_X44_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\ = (\ai_sync[15][-4]~q\ & (((!\ai_sync[15][-5]~q\) # (!\ai_sync[15][-6]~q\)))) # (!\ai_sync[15][-4]~q\ & (\ai_sync[15][-7]~q\ & (\ai_sync[15][-6]~q\ & \ai_sync[15][-5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-6]~q\,
	datad => \ai_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\);

-- Location: LCCOMB_X45_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][13]~13_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][10]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X46_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-9]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\);

-- Location: FF_X46_Y20_N11
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\);

-- Location: LCCOMB_X60_Y17_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\ = (\ar_sync[15][-5]~q\ & (!\ar_sync[15][-7]~q\ & ((\ar_sync[15][-6]~q\)))) # (!\ar_sync[15][-5]~q\ & ((\ar_sync[15][-7]~q\) # ((\ar_sync[15][-4]~q\ & !\ar_sync[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-4]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X61_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X60_Y20_N4
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~14_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-9]~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\);

-- Location: FF_X60_Y20_N5
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X54_Y20_N14
\bi_latched[15][-8]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-8]~143_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\ & (!\bi_latched[15][-9]~140\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\ & 
-- (\bi_latched[15][-9]~140\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\ & ((\bi_latched[15][-9]~140\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\ & 
-- (!\bi_latched[15][-9]~140\))))
-- \bi_latched[15][-8]~144\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\ & !\bi_latched[15][-9]~140\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\) # (!\bi_latched[15][-9]~140\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[15][-9]~140\,
	combout => \bi_latched[15][-8]~143_combout\,
	cout => \bi_latched[15][-8]~144\);

-- Location: FF_X54_Y20_N15
\bi_latched[15][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-8]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-8]~q\);

-- Location: LCCOMB_X54_Y24_N8
\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~18_combout\ = (\bi_latched[13][-8]~q\ & ((\bi_latched[15][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\)) # (!\bi_latched[15][-8]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\ & VCC)))) # 
-- (!\bi_latched[13][-8]~q\ & ((\bi_latched[15][-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\) # (GND))) # (!\bi_latched[15][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\))))
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\ = CARRY((\bi_latched[13][-8]~q\ & (\bi_latched[15][-8]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\)) # (!\bi_latched[13][-8]~q\ & ((\bi_latched[15][-8]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-8]~q\,
	datab => \bi_latched[15][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\);

-- Location: FF_X54_Y24_N9
\g_radix4_2:3:u_radix4_2|b3i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~q\);

-- Location: LCCOMB_X60_Y21_N2
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\ = (\ai_sync[14][-6]~q\ & ((\ai_sync[14][-4]~q\ & ((\ai_sync[14][-7]~q\) # (\ai_sync[14][-5]~q\))) # (!\ai_sync[14][-4]~q\ & (\ai_sync[14][-7]~q\ & \ai_sync[14][-5]~q\)))) # 
-- (!\ai_sync[14][-6]~q\ & (\ai_sync[14][-4]~q\ $ (((\ai_sync[14][-7]~q\) # (\ai_sync[14][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-4]~q\,
	datac => \ai_sync[14][-7]~q\,
	datad => \ai_sync[14][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\);

-- Location: LCCOMB_X64_Y21_N4
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ = (\ai_sync[14][-8]~q\ & \ai_sync[14][-9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[14][-8]~q\,
	datad => \ai_sync[14][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\);

-- Location: LCCOMB_X64_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][10]~7_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X65_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-9]~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\);

-- Location: FF_X65_Y21_N9
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\);

-- Location: LCCOMB_X45_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\ = (\ar_sync[14][-9]~q\ & (((!\ar_sync[14][-8]~q\)))) # (!\ar_sync[14][-9]~q\ & ((\ar_sync[14][-10]~q\) # ((\ar_sync[14][-11]~q\) # (\ar_sync[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-9]~q\,
	datab => \ar_sync[14][-10]~q\,
	datac => \ar_sync[14][-11]~q\,
	datad => \ar_sync[14][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\);

-- Location: LCCOMB_X41_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ = (\ar_sync[14][-4]~q\ & (\ar_sync[14][-6]~q\ $ (((\ar_sync[14][-5]~q\) # (\ar_sync[14][-7]~q\))))) # (!\ar_sync[14][-4]~q\ & (\ar_sync[14][-6]~q\ & ((!\ar_sync[14][-7]~q\) # 
-- (!\ar_sync[14][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-5]~q\,
	datab => \ar_sync[14][-6]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X44_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][14]~11_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X43_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-9]~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\);

-- Location: FF_X43_Y21_N13
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X54_Y21_N14
\br_latched[14][-8]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-8]~126_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & (\br_latched[14][-9]~125\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & 
-- (!\br_latched[14][-9]~125\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & (!\br_latched[14][-9]~125\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & 
-- ((\br_latched[14][-9]~125\) # (GND)))))
-- \br_latched[14][-8]~127\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\ & !\br_latched[14][-9]~125\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\ & 
-- ((!\br_latched[14][-9]~125\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~q\,
	datad => VCC,
	cin => \br_latched[14][-9]~125\,
	combout => \br_latched[14][-8]~126_combout\,
	cout => \br_latched[14][-8]~127\);

-- Location: FF_X54_Y21_N15
\br_latched[14][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-8]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-8]~q\);

-- Location: LCCOMB_X55_Y24_N12
\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~18_combout\ = (\br_latched[14][-8]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\) # (GND))))) # (!\br_latched[14][-8]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\))))
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\ = CARRY((\br_latched[14][-8]~q\ & ((!\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\))) # 
-- (!\br_latched[14][-8]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-8]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\);

-- Location: FF_X55_Y24_N13
\g_radix4_2:3:u_radix4_2|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~q\);

-- Location: LCCOMB_X59_Y24_N6
\yr_sync[7][-9]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-9]~126_combout\ = ((\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~q\ $ (!\yr_sync[7][-10]~125\)))) # (GND)
-- \yr_sync[7][-9]~127\ = CARRY((\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~q\) # (!\yr_sync[7][-10]~125\))) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~q\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~q\ & 
-- !\yr_sync[7][-10]~125\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~q\,
	datad => VCC,
	cin => \yr_sync[7][-10]~125\,
	combout => \yr_sync[7][-9]~126_combout\,
	cout => \yr_sync[7][-9]~127\);

-- Location: LCCOMB_X61_Y30_N4
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\ = \ai_sync[13][-4]~q\ $ (((\ai_sync[13][-6]~q\ & (\ai_sync[13][-7]~q\ & !\ai_sync[13][-5]~q\)) # (!\ai_sync[13][-6]~q\ & ((\ai_sync[13][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-7]~q\,
	datab => \ai_sync[13][-6]~q\,
	datac => \ai_sync[13][-4]~q\,
	datad => \ai_sync[13][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\);

-- Location: LCCOMB_X59_Y30_N22
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X58_Y30_N18
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~25_combout\ = (\ai_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\ & 
-- VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\)))) # (!\ai_sync[13][-1]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\ = CARRY((\ai_sync[13][-1]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\)) # 
-- (!\ai_sync[13][-1]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-8]~24\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~25_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\);

-- Location: FF_X58_Y30_N19
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\);

-- Location: LCCOMB_X45_Y33_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\ = (\ar_sync[13][-4]~q\ & (\ar_sync[13][-7]~q\ $ (((!\ar_sync[13][-6]~q\) # (!\ar_sync[13][-5]~q\))))) # (!\ar_sync[13][-4]~q\ & (!\ar_sync[13][-7]~q\ & ((\ar_sync[13][-5]~q\) # 
-- (\ar_sync[13][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-4]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-5]~q\,
	datad => \ar_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X43_Y33_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X44_Y33_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\);

-- Location: FF_X44_Y33_N17
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X54_Y30_N8
\bi_latched[13][-7]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-7]~145_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ $ (\bi_latched[13][-8]~142\)))) # (GND)
-- \bi_latched[13][-7]~146\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ & ((!\bi_latched[13][-8]~142\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ & !\bi_latched[13][-8]~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\,
	datad => VCC,
	cin => \bi_latched[13][-8]~142\,
	combout => \bi_latched[13][-7]~145_combout\,
	cout => \bi_latched[13][-7]~146\);

-- Location: FF_X54_Y30_N9
\bi_latched[13][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-7]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-7]~q\);

-- Location: LCCOMB_X45_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\ = \ai_sync[15][-7]~q\ $ (((\ai_sync[15][-4]~q\ & (\ai_sync[15][-6]~q\ & \ai_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-4]~q\,
	datab => \ai_sync[15][-6]~q\,
	datac => \ai_sync[15][-5]~q\,
	datad => \ai_sync[15][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\);

-- Location: LCCOMB_X45_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][11]~11_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X46_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-8]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\);

-- Location: FF_X46_Y20_N13
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\);

-- Location: LCCOMB_X61_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\ = (\ar_sync[15][-5]~q\ & (\ar_sync[15][-4]~q\ $ ((\ar_sync[15][-6]~q\)))) # (!\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\ & (\ar_sync[15][-6]~q\ & \ar_sync[15][-7]~q\)) # 
-- (!\ar_sync[15][-4]~q\ & (\ar_sync[15][-6]~q\ $ (\ar_sync[15][-7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-6]~q\,
	datad => \ar_sync[15][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\);

-- Location: LCCOMB_X61_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][11]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X60_Y20_N6
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~16_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-8]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\);

-- Location: FF_X60_Y20_N7
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~q\);

-- Location: LCCOMB_X54_Y20_N16
\bi_latched[15][-7]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-7]~147_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~q\ $ (\bi_latched[15][-8]~144\)))) # (GND)
-- \bi_latched[15][-7]~148\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ & ((!\bi_latched[15][-8]~144\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~q\ & !\bi_latched[15][-8]~144\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[15][-8]~144\,
	combout => \bi_latched[15][-7]~147_combout\,
	cout => \bi_latched[15][-7]~148\);

-- Location: FF_X54_Y20_N17
\bi_latched[15][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-7]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-7]~q\);

-- Location: LCCOMB_X54_Y24_N10
\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~20_combout\ = ((\bi_latched[13][-7]~q\ $ (\bi_latched[15][-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\ = CARRY((\bi_latched[13][-7]~q\ & ((!\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\) # (!\bi_latched[15][-7]~q\))) # (!\bi_latched[13][-7]~q\ & (!\bi_latched[15][-7]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-7]~q\,
	datab => \bi_latched[15][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\);

-- Location: FF_X54_Y24_N11
\g_radix4_2:3:u_radix4_2|b3i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\);

-- Location: LCCOMB_X59_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\ = (\ai_sync[14][-6]~q\ & ((\ai_sync[14][-4]~q\ & ((!\ai_sync[14][-7]~q\) # (!\ai_sync[14][-5]~q\))) # (!\ai_sync[14][-4]~q\ & (!\ai_sync[14][-5]~q\ & !\ai_sync[14][-7]~q\)))) # 
-- (!\ai_sync[14][-6]~q\ & ((\ai_sync[14][-5]~q\ & ((\ai_sync[14][-7]~q\))) # (!\ai_sync[14][-5]~q\ & (\ai_sync[14][-4]~q\ & !\ai_sync[14][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-6]~q\,
	datab => \ai_sync[14][-4]~q\,
	datac => \ai_sync[14][-5]~q\,
	datad => \ai_sync[14][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X64_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X65_Y21_N10
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ 
-- $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][11]~19_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-8]~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\);

-- Location: FF_X65_Y21_N11
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\);

-- Location: LCCOMB_X43_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\ = (\ar_sync[14][-6]~q\ & ((\ar_sync[14][-4]~q\ & (\ar_sync[14][-5]~q\ & \ar_sync[14][-7]~q\)) # (!\ar_sync[14][-4]~q\ & ((\ar_sync[14][-5]~q\) # (\ar_sync[14][-7]~q\))))) # 
-- (!\ar_sync[14][-6]~q\ & ((\ar_sync[14][-5]~q\ $ (\ar_sync[14][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-6]~q\,
	datab => \ar_sync[14][-4]~q\,
	datac => \ar_sync[14][-5]~q\,
	datad => \ar_sync[14][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\);

-- Location: LCCOMB_X45_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ = (\ar_sync[14][-8]~q\) # ((\ar_sync[14][-10]~q\) # ((\ar_sync[14][-9]~q\) # (\ar_sync[14][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-8]~q\,
	datab => \ar_sync[14][-10]~q\,
	datac => \ar_sync[14][-9]~q\,
	datad => \ar_sync[14][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\);

-- Location: LCCOMB_X44_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][11]~12_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X43_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-8]~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\);

-- Location: FF_X43_Y21_N15
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X54_Y21_N16
\br_latched[14][-7]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-7]~128_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ $ (!\br_latched[14][-8]~127\)))) # (GND)
-- \br_latched[14][-7]~129\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\) # (!\br_latched[14][-8]~127\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\ & !\br_latched[14][-8]~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~q\,
	datad => VCC,
	cin => \br_latched[14][-8]~127\,
	combout => \br_latched[14][-7]~128_combout\,
	cout => \br_latched[14][-7]~129\);

-- Location: FF_X54_Y21_N17
\br_latched[14][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-7]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-7]~q\);

-- Location: LCCOMB_X55_Y24_N14
\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~20_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ $ (\br_latched[14][-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & ((!\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\) # (!\br_latched[14][-7]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & (!\br_latched[14][-7]~q\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\,
	datab => \br_latched[14][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\);

-- Location: FF_X55_Y24_N15
\g_radix4_2:3:u_radix4_2|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\);

-- Location: LCCOMB_X59_Y24_N8
\yr_sync[7][-8]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-8]~128_combout\ = (\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\ & (\yr_sync[7][-9]~127\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\ & (!\yr_sync[7][-9]~127\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\ & (!\yr_sync[7][-9]~127\)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\ & ((\yr_sync[7][-9]~127\) # (GND)))))
-- \yr_sync[7][-8]~129\ = CARRY((\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\ & !\yr_sync[7][-9]~127\)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\ & ((!\yr_sync[7][-9]~127\) # 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[7][-9]~127\,
	combout => \yr_sync[7][-8]~128_combout\,
	cout => \yr_sync[7][-8]~129\);

-- Location: LCCOMB_X46_Y20_N30
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ = \ai_sync[15][-2]~q\ $ (((\ai_sync[15][-1]~q\ & !\ai_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-2]~q\,
	datac => \ai_sync[15][-1]~q\,
	datad => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X44_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\ = (\ai_sync[15][-7]~q\ & (((\ai_sync[15][-4]~q\ & \ai_sync[15][-5]~q\)) # (!\ai_sync[15][-6]~q\))) # (!\ai_sync[15][-7]~q\ & (((\ai_sync[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-7]~q\,
	datab => \ai_sync[15][-4]~q\,
	datac => \ai_sync[15][-5]~q\,
	datad => \ai_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\);

-- Location: LCCOMB_X45_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~12_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X46_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-7]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\);

-- Location: FF_X46_Y20_N15
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\);

-- Location: LCCOMB_X60_Y17_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\ = (\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\) # ((!\ar_sync[15][-6]~q\)))) # (!\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\ & (\ar_sync[15][-7]~q\ & \ar_sync[15][-6]~q\)) # 
-- (!\ar_sync[15][-4]~q\ & ((\ar_sync[15][-7]~q\) # (\ar_sync[15][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X61_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][12]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X60_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~18_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-7]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\);

-- Location: FF_X60_Y20_N9
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X54_Y20_N18
\bi_latched[15][-6]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-6]~151_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\ & (!\bi_latched[15][-7]~148\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\ & 
-- (\bi_latched[15][-7]~148\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\ & ((\bi_latched[15][-7]~148\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\ & 
-- (!\bi_latched[15][-7]~148\))))
-- \bi_latched[15][-6]~152\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\ & !\bi_latched[15][-7]~148\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\) # (!\bi_latched[15][-7]~148\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[15][-7]~148\,
	combout => \bi_latched[15][-6]~151_combout\,
	cout => \bi_latched[15][-6]~152\);

-- Location: FF_X54_Y20_N19
\bi_latched[15][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-6]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-6]~q\);

-- Location: LCCOMB_X60_Y30_N6
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ = (\ai_sync[13][-5]~q\ & (((!\ai_sync[13][-4]~q\ & \ai_sync[13][-6]~q\)))) # (!\ai_sync[13][-5]~q\ & (\ai_sync[13][-4]~q\ & ((!\ai_sync[13][-6]~q\) # 
-- (!\ai_sync[13][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-5]~q\,
	datab => \ai_sync[13][-7]~q\,
	datac => \ai_sync[13][-4]~q\,
	datad => \ai_sync[13][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\);

-- Location: LCCOMB_X59_Y30_N24
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][12]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X58_Y30_N20
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~27_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][5]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-7]~26\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~27_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\);

-- Location: FF_X58_Y30_N21
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\);

-- Location: LCCOMB_X43_Y33_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\ = (\ar_sync[13][-6]~q\ & (((\ar_sync[13][-4]~q\ & \ar_sync[13][-5]~q\)) # (!\ar_sync[13][-7]~q\))) # (!\ar_sync[13][-6]~q\ & ((\ar_sync[13][-7]~q\) # ((!\ar_sync[13][-4]~q\ & 
-- !\ar_sync[13][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-6]~q\,
	datab => \ar_sync[13][-7]~q\,
	datac => \ar_sync[13][-4]~q\,
	datad => \ar_sync[13][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\);

-- Location: LCCOMB_X43_Y33_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X44_Y33_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\ = (\ar_sync[13][-3]~q\ & (\ar_sync[13][-2]~q\)) # (!\ar_sync[13][-3]~q\ & ((!\ar_sync[13][-1]~q\) # (!\ar_sync[13][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[13][-3]~q\,
	datac => \ar_sync[13][-2]~q\,
	datad => \ar_sync[13][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\);

-- Location: LCCOMB_X44_Y33_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~24_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\ 
-- $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\);

-- Location: FF_X44_Y33_N19
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X54_Y30_N10
\bi_latched[13][-6]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-6]~149_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & (!\bi_latched[13][-7]~146\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & 
-- (\bi_latched[13][-7]~146\ & VCC)))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & ((\bi_latched[13][-7]~146\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & 
-- (!\bi_latched[13][-7]~146\))))
-- \bi_latched[13][-6]~150\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & !\bi_latched[13][-7]~146\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\) # (!\bi_latched[13][-7]~146\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\,
	datad => VCC,
	cin => \bi_latched[13][-7]~146\,
	combout => \bi_latched[13][-6]~149_combout\,
	cout => \bi_latched[13][-6]~150\);

-- Location: FF_X54_Y30_N11
\bi_latched[13][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-6]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-6]~q\);

-- Location: LCCOMB_X54_Y24_N12
\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~22_combout\ = (\bi_latched[15][-6]~q\ & ((\bi_latched[13][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\)) # (!\bi_latched[13][-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\) # (GND))))) # 
-- (!\bi_latched[15][-6]~q\ & ((\bi_latched[13][-6]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\ & VCC)) # (!\bi_latched[13][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\))))
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\ = CARRY((\bi_latched[15][-6]~q\ & ((!\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\) # (!\bi_latched[13][-6]~q\))) # (!\bi_latched[15][-6]~q\ & (!\bi_latched[13][-6]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-6]~q\,
	datab => \bi_latched[13][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\);

-- Location: FF_X54_Y24_N13
\g_radix4_2:3:u_radix4_2|b3i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~q\);

-- Location: LCCOMB_X44_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~0_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X43_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-7]~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\);

-- Location: FF_X43_Y21_N17
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X64_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][8]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X65_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ 
-- & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][12]~20_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-7]~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\);

-- Location: FF_X65_Y21_N13
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\);

-- Location: LCCOMB_X54_Y21_N18
\br_latched[14][-6]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-6]~130_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & (\br_latched[14][-7]~129\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & 
-- (!\br_latched[14][-7]~129\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & (!\br_latched[14][-7]~129\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & 
-- ((\br_latched[14][-7]~129\) # (GND)))))
-- \br_latched[14][-6]~131\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\ & !\br_latched[14][-7]~129\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\ & 
-- ((!\br_latched[14][-7]~129\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~q\,
	datad => VCC,
	cin => \br_latched[14][-7]~129\,
	combout => \br_latched[14][-6]~130_combout\,
	cout => \br_latched[14][-6]~131\);

-- Location: FF_X54_Y21_N19
\br_latched[14][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-6]~q\);

-- Location: LCCOMB_X55_Y24_N16
\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~22_combout\ = (\br_latched[14][-6]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\) # (GND))))) # (!\br_latched[14][-6]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\))))
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\ = CARRY((\br_latched[14][-6]~q\ & ((!\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\))) # 
-- (!\br_latched[14][-6]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-6]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\);

-- Location: FF_X55_Y24_N17
\g_radix4_2:3:u_radix4_2|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~q\);

-- Location: LCCOMB_X59_Y24_N10
\yr_sync[7][-7]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-7]~130_combout\ = ((\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~q\ $ (!\yr_sync[7][-8]~129\)))) # (GND)
-- \yr_sync[7][-7]~131\ = CARRY((\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~q\) # (!\yr_sync[7][-8]~129\))) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~q\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~q\ & 
-- !\yr_sync[7][-8]~129\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[7][-8]~129\,
	combout => \yr_sync[7][-7]~130_combout\,
	cout => \yr_sync[7][-7]~131\);

-- Location: LCCOMB_X46_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ = (\ai_sync[15][-1]~q\ & ((\ai_sync[15][-2]~q\) # (\ai_sync[15][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-2]~q\,
	datab => \ai_sync[15][-1]~q\,
	datac => \ai_sync[15][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X45_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X46_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-6]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\);

-- Location: FF_X46_Y20_N17
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\);

-- Location: LCCOMB_X60_Y17_N2
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\ = (\ar_sync[15][-5]~q\ & (!\ar_sync[15][-4]~q\)) # (!\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\ & ((!\ar_sync[15][-6]~q\) # (!\ar_sync[15][-7]~q\))) # (!\ar_sync[15][-4]~q\ & 
-- ((\ar_sync[15][-7]~q\) # (\ar_sync[15][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X61_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X60_Y20_N10
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-6]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\);

-- Location: FF_X60_Y20_N11
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X54_Y20_N20
\bi_latched[15][-5]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-5]~155_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~q\ $ (\bi_latched[15][-6]~152\)))) # (GND)
-- \bi_latched[15][-5]~156\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ & ((!\bi_latched[15][-6]~152\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~q\ & !\bi_latched[15][-6]~152\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[15][-6]~152\,
	combout => \bi_latched[15][-5]~155_combout\,
	cout => \bi_latched[15][-5]~156\);

-- Location: FF_X54_Y20_N21
\bi_latched[15][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-5]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-5]~q\);

-- Location: LCCOMB_X43_Y33_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X44_Y33_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\);

-- Location: FF_X44_Y33_N21
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X60_Y30_N8
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ = (\ai_sync[13][-4]~q\ & ((\ai_sync[13][-5]~q\) # ((\ai_sync[13][-6]~q\ & \ai_sync[13][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-5]~q\,
	datab => \ai_sync[13][-6]~q\,
	datac => \ai_sync[13][-7]~q\,
	datad => \ai_sync[13][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\);

-- Location: LCCOMB_X59_Y30_N26
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[1][13]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X58_Y30_N22
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~29_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-6]~28\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~29_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\);

-- Location: FF_X58_Y30_N23
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\);

-- Location: LCCOMB_X54_Y30_N12
\bi_latched[13][-5]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-5]~153_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ $ (\bi_latched[13][-6]~150\)))) # (GND)
-- \bi_latched[13][-5]~154\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\ & !\bi_latched[13][-6]~150\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\) # (!\bi_latched[13][-6]~150\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~q\,
	datad => VCC,
	cin => \bi_latched[13][-6]~150\,
	combout => \bi_latched[13][-5]~153_combout\,
	cout => \bi_latched[13][-5]~154\);

-- Location: FF_X54_Y30_N13
\bi_latched[13][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-5]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-5]~q\);

-- Location: LCCOMB_X54_Y24_N14
\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~24_combout\ = ((\bi_latched[15][-5]~q\ $ (\bi_latched[13][-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\ = CARRY((\bi_latched[15][-5]~q\ & (\bi_latched[13][-5]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\)) # (!\bi_latched[15][-5]~q\ & ((\bi_latched[13][-5]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-5]~q\,
	datab => \bi_latched[13][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\);

-- Location: FF_X54_Y24_N15
\g_radix4_2:3:u_radix4_2|b3i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\);

-- Location: LCCOMB_X59_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\ = (\ai_sync[14][-5]~q\ & (\ai_sync[14][-6]~q\ & !\ai_sync[14][-4]~q\)) # (!\ai_sync[14][-5]~q\ & ((\ai_sync[14][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-5]~q\,
	datac => \ai_sync[14][-6]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\);

-- Location: LCCOMB_X64_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][13]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X65_Y21_N14
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][3]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-6]~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\);

-- Location: FF_X65_Y21_N15
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\);

-- Location: LCCOMB_X42_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\ = (\ar_sync[14][-5]~q\ & (((\ar_sync[14][-4]~q\) # (!\ar_sync[14][-6]~q\)))) # (!\ar_sync[14][-5]~q\ & (!\ar_sync[14][-4]~q\ & ((\ar_sync[14][-7]~q\) # 
-- (\ar_sync[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-7]~q\,
	datab => \ar_sync[14][-5]~q\,
	datac => \ar_sync[14][-4]~q\,
	datad => \ar_sync[14][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\);

-- Location: LCCOMB_X44_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~14_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X43_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~30_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-6]~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~30_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\);

-- Location: FF_X43_Y21_N19
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X54_Y21_N20
\br_latched[14][-5]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-5]~132_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\ $ (!\br_latched[14][-6]~131\)))) # (GND)
-- \br_latched[14][-5]~133\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\) # (!\br_latched[14][-6]~131\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\ & !\br_latched[14][-6]~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~q\,
	datad => VCC,
	cin => \br_latched[14][-6]~131\,
	combout => \br_latched[14][-5]~132_combout\,
	cout => \br_latched[14][-5]~133\);

-- Location: FF_X54_Y21_N21
\br_latched[14][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-5]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-5]~q\);

-- Location: LCCOMB_X55_Y24_N18
\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~24_combout\ = ((\br_latched[14][-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\ = CARRY((\br_latched[14][-5]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\)) # (!\br_latched[14][-5]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\);

-- Location: FF_X55_Y24_N19
\g_radix4_2:3:u_radix4_2|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\);

-- Location: LCCOMB_X59_Y24_N12
\yr_sync[7][-6]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-6]~132_combout\ = (\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\ & (\yr_sync[7][-7]~131\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\ & (!\yr_sync[7][-7]~131\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\ & (!\yr_sync[7][-7]~131\)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\ & ((\yr_sync[7][-7]~131\) # (GND)))))
-- \yr_sync[7][-6]~133\ = CARRY((\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\ & !\yr_sync[7][-7]~131\)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\ & ((!\yr_sync[7][-7]~131\) # 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~q\,
	datad => VCC,
	cin => \yr_sync[7][-7]~131\,
	combout => \yr_sync[7][-6]~132_combout\,
	cout => \yr_sync[7][-6]~133\);

-- Location: LCCOMB_X41_Y21_N12
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\ = (\ar_sync[14][-5]~q\ & (((!\ar_sync[14][-4]~q\)))) # (!\ar_sync[14][-5]~q\ & ((\ar_sync[14][-6]~q\) # ((\ar_sync[14][-7]~q\) # (\ar_sync[14][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-5]~q\,
	datab => \ar_sync[14][-6]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\);

-- Location: LCCOMB_X44_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~15_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X43_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~32_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-5]~31\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~32_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\);

-- Location: FF_X43_Y21_N21
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X59_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\ = (\ai_sync[14][-5]~q\ & \ai_sync[14][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-5]~q\,
	datad => \ai_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\);

-- Location: LCCOMB_X64_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|_~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X65_Y21_N16
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-5]~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\);

-- Location: FF_X65_Y21_N17
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\);

-- Location: LCCOMB_X54_Y21_N22
\br_latched[14][-4]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-4]~134_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & (\br_latched[14][-5]~133\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & 
-- (!\br_latched[14][-5]~133\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & (!\br_latched[14][-5]~133\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & 
-- ((\br_latched[14][-5]~133\) # (GND)))))
-- \br_latched[14][-4]~135\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\ & !\br_latched[14][-5]~133\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\ & 
-- ((!\br_latched[14][-5]~133\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~q\,
	datad => VCC,
	cin => \br_latched[14][-5]~133\,
	combout => \br_latched[14][-4]~134_combout\,
	cout => \br_latched[14][-4]~135\);

-- Location: FF_X54_Y21_N23
\br_latched[14][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-4]~q\);

-- Location: LCCOMB_X55_Y24_N20
\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~26_combout\ = (\br_latched[14][-4]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\) # (GND))))) # (!\br_latched[14][-4]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\))))
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\ = CARRY((\br_latched[14][-4]~q\ & ((!\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\))) # 
-- (!\br_latched[14][-4]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-4]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\);

-- Location: FF_X55_Y24_N21
\g_radix4_2:3:u_radix4_2|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~q\);

-- Location: LCCOMB_X45_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][7]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X46_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~28_combout\ = ((\ai_sync[15][-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\ = CARRY((\ai_sync[15][-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\))) 
-- # (!\ai_sync[15][-1]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[15][-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-5]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\);

-- Location: FF_X46_Y20_N19
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\);

-- Location: LCCOMB_X61_Y20_N28
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~8_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~11_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X60_Y20_N12
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~22_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-5]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\);

-- Location: FF_X60_Y20_N13
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X54_Y20_N22
\bi_latched[15][-4]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-4]~159_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\ & (!\bi_latched[15][-5]~156\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\ & 
-- (\bi_latched[15][-5]~156\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\ & ((\bi_latched[15][-5]~156\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\ & 
-- (!\bi_latched[15][-5]~156\))))
-- \bi_latched[15][-4]~160\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\ & !\bi_latched[15][-5]~156\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\) # (!\bi_latched[15][-5]~156\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \bi_latched[15][-5]~156\,
	combout => \bi_latched[15][-4]~159_combout\,
	cout => \bi_latched[15][-4]~160\);

-- Location: FF_X54_Y20_N23
\bi_latched[15][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-4]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-4]~q\);

-- Location: LCCOMB_X59_Y30_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X58_Y30_N24
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~31_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-5]~30\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~31_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\);

-- Location: FF_X58_Y30_N25
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\);

-- Location: LCCOMB_X43_Y33_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X44_Y33_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~28_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][3]~6_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~28_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\);

-- Location: FF_X44_Y33_N23
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X54_Y30_N14
\bi_latched[13][-4]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-4]~157_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & (!\bi_latched[13][-5]~154\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & 
-- (\bi_latched[13][-5]~154\ & VCC)))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & ((\bi_latched[13][-5]~154\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & 
-- (!\bi_latched[13][-5]~154\))))
-- \bi_latched[13][-4]~158\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & !\bi_latched[13][-5]~154\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\) # (!\bi_latched[13][-5]~154\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\,
	datad => VCC,
	cin => \bi_latched[13][-5]~154\,
	combout => \bi_latched[13][-4]~157_combout\,
	cout => \bi_latched[13][-4]~158\);

-- Location: FF_X54_Y30_N15
\bi_latched[13][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-4]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-4]~q\);

-- Location: LCCOMB_X54_Y24_N16
\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~26_combout\ = (\bi_latched[15][-4]~q\ & ((\bi_latched[13][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\)) # (!\bi_latched[13][-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\) # (GND))))) # 
-- (!\bi_latched[15][-4]~q\ & ((\bi_latched[13][-4]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\ & VCC)) # (!\bi_latched[13][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\))))
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\ = CARRY((\bi_latched[15][-4]~q\ & ((!\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\) # (!\bi_latched[13][-4]~q\))) # (!\bi_latched[15][-4]~q\ & (!\bi_latched[13][-4]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-4]~q\,
	datab => \bi_latched[13][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\);

-- Location: FF_X54_Y24_N17
\g_radix4_2:3:u_radix4_2|b3i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~q\);

-- Location: LCCOMB_X59_Y24_N14
\yr_sync[7][-5]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-5]~134_combout\ = ((\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~q\ $ (!\yr_sync[7][-6]~133\)))) # (GND)
-- \yr_sync[7][-5]~135\ = CARRY((\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~q\) # (!\yr_sync[7][-6]~133\))) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~q\ & 
-- !\yr_sync[7][-6]~133\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~q\,
	datad => VCC,
	cin => \yr_sync[7][-6]~133\,
	combout => \yr_sync[7][-5]~134_combout\,
	cout => \yr_sync[7][-5]~135\);

-- Location: LCCOMB_X41_Y21_N6
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~16_combout\ = (\ar_sync[14][-5]~q\) # ((\ar_sync[14][-6]~q\) # ((\ar_sync[14][-7]~q\) # (\ar_sync[14][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-5]~q\,
	datab => \ar_sync[14][-6]~q\,
	datac => \ar_sync[14][-7]~q\,
	datad => \ar_sync[14][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~16_combout\);

-- Location: LCCOMB_X44_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[0][15]~13_combout\,
	datad => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][15]~16_combout\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X43_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~34_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ 
-- & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\ & VCC)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\) # 
-- (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-4]~33\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~34_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\);

-- Location: FF_X43_Y21_N23
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X64_Y21_N30
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X65_Y21_N18
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-4]~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\);

-- Location: FF_X65_Y21_N19
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\);

-- Location: LCCOMB_X54_Y21_N24
\br_latched[14][-3]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-3]~136_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ $ (!\br_latched[14][-4]~135\)))) # (GND)
-- \br_latched[14][-3]~137\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\) # (!\br_latched[14][-4]~135\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\ & !\br_latched[14][-4]~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~q\,
	datad => VCC,
	cin => \br_latched[14][-4]~135\,
	combout => \br_latched[14][-3]~136_combout\,
	cout => \br_latched[14][-3]~137\);

-- Location: FF_X54_Y21_N25
\br_latched[14][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-3]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-3]~q\);

-- Location: LCCOMB_X55_Y24_N22
\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~28_combout\ = ((\br_latched[14][-3]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\ = CARRY((\br_latched[14][-3]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\)) # (!\br_latched[14][-3]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-3]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\);

-- Location: FF_X55_Y24_N23
\g_radix4_2:3:u_radix4_2|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\);

-- Location: LCCOMB_X58_Y30_N26
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~33_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][12]~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-4]~32\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~33_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\);

-- Location: FF_X58_Y30_N27
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\);

-- Location: LCCOMB_X43_Y33_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X44_Y33_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~30_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~29\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~30_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\);

-- Location: FF_X44_Y33_N25
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X54_Y30_N16
\bi_latched[13][-3]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-3]~161_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ $ (\bi_latched[13][-4]~158\)))) # (GND)
-- \bi_latched[13][-3]~162\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ & ((!\bi_latched[13][-4]~158\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ & !\bi_latched[13][-4]~158\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\,
	datad => VCC,
	cin => \bi_latched[13][-4]~158\,
	combout => \bi_latched[13][-3]~161_combout\,
	cout => \bi_latched[13][-3]~162\);

-- Location: FF_X54_Y30_N17
\bi_latched[13][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-3]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-3]~q\);

-- Location: LCCOMB_X60_Y20_N14
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~24_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-4]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\);

-- Location: FF_X60_Y20_N15
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X45_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[0][14]~8_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[1][14]~12_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X46_Y20_N20
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-4]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\);

-- Location: FF_X46_Y20_N21
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\);

-- Location: LCCOMB_X54_Y20_N24
\bi_latched[15][-3]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-3]~163_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ $ (\bi_latched[15][-4]~160\)))) # (GND)
-- \bi_latched[15][-3]~164\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\ & !\bi_latched[15][-4]~160\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\) # (!\bi_latched[15][-4]~160\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~q\,
	datad => VCC,
	cin => \bi_latched[15][-4]~160\,
	combout => \bi_latched[15][-3]~163_combout\,
	cout => \bi_latched[15][-3]~164\);

-- Location: FF_X54_Y20_N25
\bi_latched[15][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-3]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-3]~q\);

-- Location: LCCOMB_X54_Y24_N18
\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~28_combout\ = ((\bi_latched[13][-3]~q\ $ (\bi_latched[15][-3]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\ = CARRY((\bi_latched[13][-3]~q\ & ((!\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\) # (!\bi_latched[15][-3]~q\))) # (!\bi_latched[13][-3]~q\ & (!\bi_latched[15][-3]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-3]~q\,
	datab => \bi_latched[15][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\);

-- Location: FF_X54_Y24_N19
\g_radix4_2:3:u_radix4_2|b3i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\);

-- Location: LCCOMB_X59_Y24_N16
\yr_sync[7][-4]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-4]~136_combout\ = (\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\ & (\yr_sync[7][-5]~135\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\ & (!\yr_sync[7][-5]~135\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\ & (!\yr_sync[7][-5]~135\)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\ & ((\yr_sync[7][-5]~135\) # (GND)))))
-- \yr_sync[7][-4]~137\ = CARRY((\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\ & !\yr_sync[7][-5]~135\)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\ & ((!\yr_sync[7][-5]~135\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[7][-5]~135\,
	combout => \yr_sync[7][-4]~136_combout\,
	cout => \yr_sync[7][-4]~137\);

-- Location: LCCOMB_X44_Y33_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~32_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][5]~8_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~31\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~32_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\);

-- Location: FF_X44_Y33_N27
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X58_Y30_N28
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~35_combout\ = ((\ai_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~36\ = CARRY((\ai_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\))) 
-- # (!\ai_sync[13][-1]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-3]~34\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~35_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~36\);

-- Location: FF_X58_Y30_N29
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\);

-- Location: LCCOMB_X54_Y30_N18
\bi_latched[13][-2]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-2]~165_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & (!\bi_latched[13][-3]~162\)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & 
-- ((\bi_latched[13][-3]~162\) # (GND))))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & (\bi_latched[13][-3]~162\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & 
-- (!\bi_latched[13][-3]~162\))))
-- \bi_latched[13][-2]~166\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & ((!\bi_latched[13][-3]~162\) # (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & !\bi_latched[13][-3]~162\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\,
	datad => VCC,
	cin => \bi_latched[13][-3]~162\,
	combout => \bi_latched[13][-2]~165_combout\,
	cout => \bi_latched[13][-2]~166\);

-- Location: FF_X54_Y30_N19
\bi_latched[13][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-2]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-2]~q\);

-- Location: LCCOMB_X60_Y20_N16
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~26_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-3]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~27\);

-- Location: FF_X60_Y20_N17
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X46_Y20_N22
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-3]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\);

-- Location: FF_X46_Y20_N23
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\);

-- Location: LCCOMB_X54_Y20_N26
\bi_latched[15][-2]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-2]~167_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & (!\bi_latched[15][-3]~164\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & 
-- ((\bi_latched[15][-3]~164\) # (GND))))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & (\bi_latched[15][-3]~164\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & 
-- (!\bi_latched[15][-3]~164\))))
-- \bi_latched[15][-2]~168\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\ & ((!\bi_latched[15][-3]~164\) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\ & !\bi_latched[15][-3]~164\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~q\,
	datad => VCC,
	cin => \bi_latched[15][-3]~164\,
	combout => \bi_latched[15][-2]~167_combout\,
	cout => \bi_latched[15][-2]~168\);

-- Location: FF_X54_Y20_N27
\bi_latched[15][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-2]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-2]~q\);

-- Location: LCCOMB_X54_Y24_N20
\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~30_combout\ = (\bi_latched[13][-2]~q\ & ((\bi_latched[15][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\)) # (!\bi_latched[15][-2]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\ & VCC)))) # 
-- (!\bi_latched[13][-2]~q\ & ((\bi_latched[15][-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\) # (GND))) # (!\bi_latched[15][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\))))
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\ = CARRY((\bi_latched[13][-2]~q\ & (\bi_latched[15][-2]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\)) # (!\bi_latched[13][-2]~q\ & ((\bi_latched[15][-2]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-2]~q\,
	datab => \bi_latched[15][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\);

-- Location: FF_X54_Y24_N21
\g_radix4_2:3:u_radix4_2|b3i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~q\);

-- Location: LCCOMB_X65_Y21_N20
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~30_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult2|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-3]~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~30_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\);

-- Location: FF_X65_Y21_N21
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\);

-- Location: LCCOMB_X43_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~36_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-3]~35\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~36_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\);

-- Location: FF_X43_Y21_N25
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X54_Y21_N26
\br_latched[14][-2]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-2]~138_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & (\br_latched[14][-3]~137\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & 
-- (!\br_latched[14][-3]~137\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & (!\br_latched[14][-3]~137\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & 
-- ((\br_latched[14][-3]~137\) # (GND)))))
-- \br_latched[14][-2]~139\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\ & !\br_latched[14][-3]~137\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\ & 
-- ((!\br_latched[14][-3]~137\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~q\,
	datad => VCC,
	cin => \br_latched[14][-3]~137\,
	combout => \br_latched[14][-2]~138_combout\,
	cout => \br_latched[14][-2]~139\);

-- Location: FF_X54_Y21_N27
\br_latched[14][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-2]~q\);

-- Location: LCCOMB_X55_Y24_N24
\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~30_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[14][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\)) # (!\br_latched[14][-2]~q\ 
-- & (\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[14][-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\) # (GND))) # 
-- (!\br_latched[14][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\))))
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & (\br_latched[14][-2]~q\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[14][-2]~q\) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\,
	datab => \br_latched[14][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\);

-- Location: FF_X55_Y24_N25
\g_radix4_2:3:u_radix4_2|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~q\);

-- Location: LCCOMB_X59_Y24_N18
\yr_sync[7][-3]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-3]~138_combout\ = ((\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~q\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~q\ $ (!\yr_sync[7][-4]~137\)))) # (GND)
-- \yr_sync[7][-3]~139\ = CARRY((\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~q\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~q\) # (!\yr_sync[7][-4]~137\))) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~q\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~q\ & 
-- !\yr_sync[7][-4]~137\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[7][-4]~137\,
	combout => \yr_sync[7][-3]~138_combout\,
	cout => \yr_sync[7][-3]~139\);

-- Location: LCCOMB_X65_Y21_N22
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~32_combout\ = ((\ai_sync[14][-1]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~33\ = CARRY((\ai_sync[14][-1]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\))) 
-- # (!\ai_sync[14][-1]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[14][-1]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-2]~31\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~32_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~33\);

-- Location: FF_X65_Y21_N23
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\);

-- Location: LCCOMB_X49_Y21_N8
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ = (!\ar_sync[14][-1]~q\ & ((\ar_sync[14][-3]~q\) # (\ar_sync[14][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[14][-3]~q\,
	datac => \ar_sync[14][-1]~q\,
	datad => \ar_sync[14][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\);

-- Location: LCCOMB_X43_Y21_N26
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~38_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ 
-- & (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~39\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\)) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-2]~37\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~38_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~39\);

-- Location: FF_X43_Y21_N27
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X54_Y21_N28
\br_latched[14][-1]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][-1]~140_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ $ (!\br_latched[14][-2]~139\)))) # (GND)
-- \br_latched[14][-1]~141\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\) # (!\br_latched[14][-2]~139\))) # (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\ & !\br_latched[14][-2]~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~q\,
	datad => VCC,
	cin => \br_latched[14][-2]~139\,
	combout => \br_latched[14][-1]~140_combout\,
	cout => \br_latched[14][-1]~141\);

-- Location: FF_X54_Y21_N29
\br_latched[14][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][-1]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][-1]~q\);

-- Location: LCCOMB_X55_Y24_N26
\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~32_combout\ = ((\br_latched[14][-1]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\ = CARRY((\br_latched[14][-1]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\)) # (!\br_latched[14][-1]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-1]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\);

-- Location: FF_X55_Y24_N27
\g_radix4_2:3:u_radix4_2|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\);

-- Location: LCCOMB_X60_Y20_N18
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[0]~28_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~27\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[-2]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[0]~28_combout\);

-- Location: FF_X60_Y20_N19
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3[0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0));

-- Location: LCCOMB_X46_Y20_N24
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~34_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~35\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-2]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~34_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~35\);

-- Location: FF_X46_Y20_N25
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\);

-- Location: LCCOMB_X54_Y20_N28
\bi_latched[15][-1]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][-1]~171_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0) $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ $ (\bi_latched[15][-2]~168\)))) # (GND)
-- \bi_latched[15][-1]~172\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0) & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ & !\bi_latched[15][-2]~168\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0) & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\) # (!\bi_latched[15][-2]~168\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0),
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\,
	datad => VCC,
	cin => \bi_latched[15][-2]~168\,
	combout => \bi_latched[15][-1]~171_combout\,
	cout => \bi_latched[15][-1]~172\);

-- Location: FF_X54_Y20_N29
\bi_latched[15][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][-1]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][-1]~q\);

-- Location: LCCOMB_X44_Y33_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~34_combout\ = (\ar_sync[13][-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\ & 
-- VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\)))) # (!\ar_sync[13][-1]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~35\ = CARRY((\ar_sync[13][-1]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\)) # 
-- (!\ar_sync[13][-1]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[13][-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~33\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~34_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~35\);

-- Location: FF_X44_Y33_N29
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X58_Y30_N30
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~37_combout\ = \ai_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~36\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[13][-1]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-2]~36\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~37_combout\);

-- Location: FF_X58_Y30_N31
\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\);

-- Location: LCCOMB_X54_Y30_N20
\bi_latched[13][-1]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][-1]~169_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ $ (\bi_latched[13][-2]~166\)))) # (GND)
-- \bi_latched[13][-1]~170\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ & !\bi_latched[13][-2]~166\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\) # (!\bi_latched[13][-2]~166\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\,
	datad => VCC,
	cin => \bi_latched[13][-2]~166\,
	combout => \bi_latched[13][-1]~169_combout\,
	cout => \bi_latched[13][-1]~170\);

-- Location: FF_X54_Y30_N21
\bi_latched[13][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][-1]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][-1]~q\);

-- Location: LCCOMB_X54_Y24_N22
\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~32_combout\ = ((\bi_latched[15][-1]~q\ $ (\bi_latched[13][-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\ = CARRY((\bi_latched[15][-1]~q\ & (\bi_latched[13][-1]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\)) # (!\bi_latched[15][-1]~q\ & ((\bi_latched[13][-1]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-1]~q\,
	datab => \bi_latched[13][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\);

-- Location: FF_X54_Y24_N23
\g_radix4_2:3:u_radix4_2|b3i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\);

-- Location: LCCOMB_X59_Y24_N20
\yr_sync[7][-2]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-2]~140_combout\ = (\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\ & (\yr_sync[7][-3]~139\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\ & (!\yr_sync[7][-3]~139\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\ & (!\yr_sync[7][-3]~139\)) # (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\ & ((\yr_sync[7][-3]~139\) # (GND)))))
-- \yr_sync[7][-2]~141\ = CARRY((\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\ & !\yr_sync[7][-3]~139\)) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\ & ((!\yr_sync[7][-3]~139\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[7][-3]~139\,
	combout => \yr_sync[7][-2]~140_combout\,
	cout => \yr_sync[7][-2]~141\);

-- Location: LCCOMB_X43_Y21_N28
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[0]~40_combout\ = \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~17_combout\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[-1]~39\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[0]~40_combout\);

-- Location: FF_X43_Y21_N29
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0\(0));

-- Location: LCCOMB_X65_Y21_N24
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[0]~34_combout\ = \ai_sync[14][-1]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~33\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[14][-1]~q\,
	datad => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[-1]~33\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[0]~34_combout\);

-- Location: FF_X65_Y21_N25
\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1\(0));

-- Location: LCCOMB_X54_Y21_N30
\br_latched[14][0]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[14][0]~142_combout\ = \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0\(0) $ (\br_latched[14][-1]~141\ $ (\g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w0\(0),
	datad => \g_NEDA_block1:2:g_NEDA_block2:3:u_neda|sub_w1\(0),
	cin => \br_latched[14][-1]~141\,
	combout => \br_latched[14][0]~142_combout\);

-- Location: FF_X54_Y21_N31
\br_latched[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[14][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[14][0]~q\);

-- Location: LCCOMB_X55_Y24_N28
\g_radix4_2:3:u_radix4_2|b1r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~34_combout\ = (\br_latched[14][0]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & ((\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\) # (GND))))) # (!\br_latched[14][0]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & 
-- (!\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\))))
-- \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~35\ = CARRY((\br_latched[14][0]~q\ & ((!\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))) # (!\br_latched[14][0]~q\ 
-- & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][0]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~35\);

-- Location: FF_X55_Y24_N29
\g_radix4_2:3:u_radix4_2|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~q\);

-- Location: LCCOMB_X44_Y33_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[0]~36_combout\ = \ar_sync[13][-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~35\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[13][-1]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~35\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[0]~36_combout\);

-- Location: FF_X44_Y33_N31
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0\(0));

-- Location: LCCOMB_X54_Y30_N22
\bi_latched[13][0]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[13][0]~173_combout\ = \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\ $ (\bi_latched[13][-1]~170\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:3:u_neda|sub_w2[-1]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0\(0),
	cin => \bi_latched[13][-1]~170\,
	combout => \bi_latched[13][0]~173_combout\);

-- Location: FF_X54_Y30_N23
\bi_latched[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[13][0]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[13][0]~q\);

-- Location: LCCOMB_X46_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[0]~36_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~35\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[-1]~35\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[0]~36_combout\);

-- Location: FF_X46_Y20_N27
\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2\(0));

-- Location: LCCOMB_X54_Y20_N30
\bi_latched[15][0]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[15][0]~175_combout\ = \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0) $ (\bi_latched[15][-1]~172\ $ (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w3\(0),
	datad => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|sub_w2\(0),
	cin => \bi_latched[15][-1]~172\,
	combout => \bi_latched[15][0]~175_combout\);

-- Location: FF_X54_Y20_N31
\bi_latched[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[15][0]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[15][0]~q\);

-- Location: LCCOMB_X54_Y24_N24
\g_radix4_2:3:u_radix4_2|b3i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~34_combout\ = (\bi_latched[13][0]~q\ & ((\bi_latched[15][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\)) # (!\bi_latched[15][0]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\ & VCC)))) # 
-- (!\bi_latched[13][0]~q\ & ((\bi_latched[15][0]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\) # (GND))) # (!\bi_latched[15][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\))))
-- \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~35\ = CARRY((\bi_latched[13][0]~q\ & (\bi_latched[15][0]~q\ & !\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\)) # (!\bi_latched[13][0]~q\ & ((\bi_latched[15][0]~q\) # 
-- (!\g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][0]~q\,
	datab => \bi_latched[15][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~35\);

-- Location: FF_X54_Y24_N25
\g_radix4_2:3:u_radix4_2|b3i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~q\);

-- Location: LCCOMB_X59_Y24_N22
\yr_sync[7][-1]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][-1]~142_combout\ = ((\g_radix4_2:3:u_radix4_2|b1r_latched[-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-1]~q\ $ (!\yr_sync[7][-2]~141\)))) # (GND)
-- \yr_sync[7][-1]~143\ = CARRY((\g_radix4_2:3:u_radix4_2|b1r_latched[-1]~q\ & ((\g_radix4_2:3:u_radix4_2|b3i_latched[-1]~q\) # (!\yr_sync[7][-2]~141\))) # (!\g_radix4_2:3:u_radix4_2|b1r_latched[-1]~q\ & (\g_radix4_2:3:u_radix4_2|b3i_latched[-1]~q\ & 
-- !\yr_sync[7][-2]~141\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[7][-2]~141\,
	combout => \yr_sync[7][-1]~142_combout\,
	cout => \yr_sync[7][-1]~143\);

-- Location: LCCOMB_X55_Y24_N30
\g_radix4_2:3:u_radix4_2|b1r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b1r_latched[0]~36_combout\ = \br_latched[14][0]~q\ $ (\g_radix4_2:3:u_radix4_2|b1r_latched[-1]~35\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][0]~q\,
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	cin => \g_radix4_2:3:u_radix4_2|b1r_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b1r_latched[0]~36_combout\);

-- Location: FF_X55_Y24_N31
\g_radix4_2:3:u_radix4_2|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b1r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b1r_latched\(0));

-- Location: LCCOMB_X54_Y24_N26
\g_radix4_2:3:u_radix4_2|b3i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b3i_latched[0]~36_combout\ = \bi_latched[13][0]~q\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched[-1]~35\ $ (\bi_latched[15][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][0]~q\,
	datad => \bi_latched[15][0]~q\,
	cin => \g_radix4_2:3:u_radix4_2|b3i_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b3i_latched[0]~36_combout\);

-- Location: FF_X54_Y24_N27
\g_radix4_2:3:u_radix4_2|b3i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b3i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b3i_latched\(0));

-- Location: LCCOMB_X59_Y24_N24
\yr_sync[7][0]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[7][0]~144_combout\ = \g_radix4_2:3:u_radix4_2|b1r_latched\(0) $ (\yr_sync[7][-1]~143\ $ (\g_radix4_2:3:u_radix4_2|b3i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b1r_latched\(0),
	datad => \g_radix4_2:3:u_radix4_2|b3i_latched\(0),
	cin => \yr_sync[7][-1]~143\,
	combout => \yr_sync[7][0]~144_combout\);

-- Location: DSPMULT_X68_Y24_N0
\Mult14|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult14|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult14|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult14|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X68_Y24_N2
\Mult14|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult14|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult14|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X69_Y19_N2
\Add7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = (\yi_sqr[7][-11]\ & (\yr_sqr[7][-11]\ $ (VCC))) # (!\yi_sqr[7][-11]\ & (\yr_sqr[7][-11]\ & VCC))
-- \Add7~1\ = CARRY((\yi_sqr[7][-11]\ & \yr_sqr[7][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-11]\,
	datab => \yr_sqr[7][-11]\,
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X69_Y19_N4
\Add7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (\yr_sqr[7][-10]\ & ((\yi_sqr[7][-10]\ & (\Add7~1\ & VCC)) # (!\yi_sqr[7][-10]\ & (!\Add7~1\)))) # (!\yr_sqr[7][-10]\ & ((\yi_sqr[7][-10]\ & (!\Add7~1\)) # (!\yi_sqr[7][-10]\ & ((\Add7~1\) # (GND)))))
-- \Add7~3\ = CARRY((\yr_sqr[7][-10]\ & (!\yi_sqr[7][-10]\ & !\Add7~1\)) # (!\yr_sqr[7][-10]\ & ((!\Add7~1\) # (!\yi_sqr[7][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[7][-10]\,
	datab => \yi_sqr[7][-10]\,
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X69_Y19_N6
\Add7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = ((\yi_sqr[7][-9]\ $ (\yr_sqr[7][-9]\ $ (!\Add7~3\)))) # (GND)
-- \Add7~5\ = CARRY((\yi_sqr[7][-9]\ & ((\yr_sqr[7][-9]\) # (!\Add7~3\))) # (!\yi_sqr[7][-9]\ & (\yr_sqr[7][-9]\ & !\Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-9]\,
	datab => \yr_sqr[7][-9]\,
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: LCCOMB_X69_Y19_N8
\Add7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (\yr_sqr[7][-8]\ & ((\yi_sqr[7][-8]\ & (\Add7~5\ & VCC)) # (!\yi_sqr[7][-8]\ & (!\Add7~5\)))) # (!\yr_sqr[7][-8]\ & ((\yi_sqr[7][-8]\ & (!\Add7~5\)) # (!\yi_sqr[7][-8]\ & ((\Add7~5\) # (GND)))))
-- \Add7~7\ = CARRY((\yr_sqr[7][-8]\ & (!\yi_sqr[7][-8]\ & !\Add7~5\)) # (!\yr_sqr[7][-8]\ & ((!\Add7~5\) # (!\yi_sqr[7][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[7][-8]\,
	datab => \yi_sqr[7][-8]\,
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: LCCOMB_X69_Y19_N10
\Add7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = ((\yi_sqr[7][-7]\ $ (\yr_sqr[7][-7]\ $ (!\Add7~7\)))) # (GND)
-- \Add7~9\ = CARRY((\yi_sqr[7][-7]\ & ((\yr_sqr[7][-7]\) # (!\Add7~7\))) # (!\yi_sqr[7][-7]\ & (\yr_sqr[7][-7]\ & !\Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-7]\,
	datab => \yr_sqr[7][-7]\,
	datad => VCC,
	cin => \Add7~7\,
	combout => \Add7~8_combout\,
	cout => \Add7~9\);

-- Location: LCCOMB_X69_Y19_N12
\Add7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~10_combout\ = (\yi_sqr[7][-6]\ & ((\yr_sqr[7][-6]\ & (\Add7~9\ & VCC)) # (!\yr_sqr[7][-6]\ & (!\Add7~9\)))) # (!\yi_sqr[7][-6]\ & ((\yr_sqr[7][-6]\ & (!\Add7~9\)) # (!\yr_sqr[7][-6]\ & ((\Add7~9\) # (GND)))))
-- \Add7~11\ = CARRY((\yi_sqr[7][-6]\ & (!\yr_sqr[7][-6]\ & !\Add7~9\)) # (!\yi_sqr[7][-6]\ & ((!\Add7~9\) # (!\yr_sqr[7][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-6]\,
	datab => \yr_sqr[7][-6]\,
	datad => VCC,
	cin => \Add7~9\,
	combout => \Add7~10_combout\,
	cout => \Add7~11\);

-- Location: LCCOMB_X69_Y19_N14
\Add7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~12_combout\ = ((\yr_sqr[7][-5]\ $ (\yi_sqr[7][-5]\ $ (!\Add7~11\)))) # (GND)
-- \Add7~13\ = CARRY((\yr_sqr[7][-5]\ & ((\yi_sqr[7][-5]\) # (!\Add7~11\))) # (!\yr_sqr[7][-5]\ & (\yi_sqr[7][-5]\ & !\Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[7][-5]\,
	datab => \yi_sqr[7][-5]\,
	datad => VCC,
	cin => \Add7~11\,
	combout => \Add7~12_combout\,
	cout => \Add7~13\);

-- Location: LCCOMB_X69_Y19_N16
\Add7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~14_combout\ = (\yi_sqr[7][-4]\ & ((\yr_sqr[7][-4]\ & (\Add7~13\ & VCC)) # (!\yr_sqr[7][-4]\ & (!\Add7~13\)))) # (!\yi_sqr[7][-4]\ & ((\yr_sqr[7][-4]\ & (!\Add7~13\)) # (!\yr_sqr[7][-4]\ & ((\Add7~13\) # (GND)))))
-- \Add7~15\ = CARRY((\yi_sqr[7][-4]\ & (!\yr_sqr[7][-4]\ & !\Add7~13\)) # (!\yi_sqr[7][-4]\ & ((!\Add7~13\) # (!\yr_sqr[7][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-4]\,
	datab => \yr_sqr[7][-4]\,
	datad => VCC,
	cin => \Add7~13\,
	combout => \Add7~14_combout\,
	cout => \Add7~15\);

-- Location: LCCOMB_X69_Y19_N18
\Add7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~16_combout\ = ((\yi_sqr[7][-3]\ $ (\yr_sqr[7][-3]\ $ (!\Add7~15\)))) # (GND)
-- \Add7~17\ = CARRY((\yi_sqr[7][-3]\ & ((\yr_sqr[7][-3]\) # (!\Add7~15\))) # (!\yi_sqr[7][-3]\ & (\yr_sqr[7][-3]\ & !\Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-3]\,
	datab => \yr_sqr[7][-3]\,
	datad => VCC,
	cin => \Add7~15\,
	combout => \Add7~16_combout\,
	cout => \Add7~17\);

-- Location: LCCOMB_X69_Y19_N20
\Add7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~18_combout\ = (\yi_sqr[7][-2]\ & ((\yr_sqr[7][-2]\ & (\Add7~17\ & VCC)) # (!\yr_sqr[7][-2]\ & (!\Add7~17\)))) # (!\yi_sqr[7][-2]\ & ((\yr_sqr[7][-2]\ & (!\Add7~17\)) # (!\yr_sqr[7][-2]\ & ((\Add7~17\) # (GND)))))
-- \Add7~19\ = CARRY((\yi_sqr[7][-2]\ & (!\yr_sqr[7][-2]\ & !\Add7~17\)) # (!\yi_sqr[7][-2]\ & ((!\Add7~17\) # (!\yr_sqr[7][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-2]\,
	datab => \yr_sqr[7][-2]\,
	datad => VCC,
	cin => \Add7~17\,
	combout => \Add7~18_combout\,
	cout => \Add7~19\);

-- Location: LCCOMB_X69_Y19_N22
\Add7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~20_combout\ = ((\yi_sqr[7][-1]\ $ (\yr_sqr[7][-1]\ $ (!\Add7~19\)))) # (GND)
-- \Add7~21\ = CARRY((\yi_sqr[7][-1]\ & ((\yr_sqr[7][-1]\) # (!\Add7~19\))) # (!\yi_sqr[7][-1]\ & (\yr_sqr[7][-1]\ & !\Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][-1]\,
	datab => \yr_sqr[7][-1]\,
	datad => VCC,
	cin => \Add7~19\,
	combout => \Add7~20_combout\,
	cout => \Add7~21\);

-- Location: LCCOMB_X69_Y19_N24
\Add7~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~22_combout\ = (\yi_sqr[7][0]\ & ((\yr_sqr[7][0]\ & (\Add7~21\ & VCC)) # (!\yr_sqr[7][0]\ & (!\Add7~21\)))) # (!\yi_sqr[7][0]\ & ((\yr_sqr[7][0]\ & (!\Add7~21\)) # (!\yr_sqr[7][0]\ & ((\Add7~21\) # (GND)))))
-- \Add7~23\ = CARRY((\yi_sqr[7][0]\ & (!\yr_sqr[7][0]\ & !\Add7~21\)) # (!\yi_sqr[7][0]\ & ((!\Add7~21\) # (!\yr_sqr[7][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[7][0]\,
	datab => \yr_sqr[7][0]\,
	datad => VCC,
	cin => \Add7~21\,
	combout => \Add7~22_combout\,
	cout => \Add7~23\);

-- Location: LCCOMB_X69_Y19_N26
\Add7~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add7~24_combout\ = \yr_sqr[7][0]\ $ (\Add7~23\ $ (\yi_sqr[7][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \yr_sqr[7][0]\,
	datad => \yi_sqr[7][0]\,
	cin => \Add7~23\,
	combout => \Add7~24_combout\);

-- Location: LCCOMB_X70_Y19_N24
\result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~0_combout\ = (\Add7~0_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~0_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~0_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~0_combout\);

-- Location: FF_X70_Y19_N25
\z[7][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-11]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N6
\result~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~1_combout\ = (\Add7~2_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~2_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add7~2_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~1_combout\);

-- Location: FF_X70_Y19_N7
\z[7][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-10]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N8
\result~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~2_combout\ = (\Add7~4_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~4_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add7~4_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~2_combout\);

-- Location: FF_X70_Y19_N9
\z[7][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-9]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N14
\result~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~3_combout\ = (\Add7~6_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~6_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~6_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~3_combout\);

-- Location: FF_X70_Y19_N15
\z[7][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-8]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N20
\result~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~4_combout\ = (\Add7~8_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~8_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~8_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~4_combout\);

-- Location: FF_X70_Y19_N21
\z[7][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-7]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N22
\result~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~5_combout\ = (\Add7~10_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~10_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~10_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~5_combout\);

-- Location: FF_X70_Y19_N23
\z[7][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-6]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N12
\result~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~6_combout\ = (\Add7~12_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~12_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~12_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~6_combout\);

-- Location: FF_X70_Y19_N13
\z[7][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-5]~reg0_q\);

-- Location: LCCOMB_X69_Y19_N0
\result~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~7_combout\ = (\Add7~14_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~14_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add7~14_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~7_combout\);

-- Location: FF_X69_Y19_N1
\z[7][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-4]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N10
\result~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~8_combout\ = (\Add7~16_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~16_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add7~16_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~8_combout\);

-- Location: FF_X70_Y19_N11
\z[7][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-3]~reg0_q\);

-- Location: LCCOMB_X69_Y19_N28
\result~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~9_combout\ = (\Add7~18_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~18_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add7~18_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~9_combout\);

-- Location: FF_X69_Y19_N29
\z[7][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-2]~reg0_q\);

-- Location: LCCOMB_X69_Y19_N30
\result~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~10_combout\ = (\Add7~20_combout\ & ((\Add7~24_combout\) # (\Add7~22_combout\))) # (!\Add7~20_combout\ & (\Add7~24_combout\ & \Add7~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add7~20_combout\,
	datac => \Add7~24_combout\,
	datad => \Add7~22_combout\,
	combout => \result~10_combout\);

-- Location: FF_X69_Y19_N31
\z[7][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][-1]~reg0_q\);

-- Location: LCCOMB_X70_Y19_N4
\z[7][0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[7][0]~0_combout\ = !\Add7~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add7~24_combout\,
	combout => \z[7][0]~0_combout\);

-- Location: FF_X70_Y19_N5
\z[7][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[7][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[7][0]~reg0_q\);

-- Location: LCCOMB_X34_Y21_N6
\ar_sync[11][-11]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-11]~254_cout\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-11]~q\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-11]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[11][-11]~254_cout\);

-- Location: LCCOMB_X34_Y21_N8
\ar_sync[11][-11]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-11]~255_combout\ = (\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[11][-11]~254_cout\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & ((\ar_sync[11][-11]~254_cout\) # (GND))))) 
-- # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & (\ar_sync[11][-11]~254_cout\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[11][-11]~254_cout\))))
-- \ar_sync[11][-11]~256\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & ((!\ar_sync[11][-11]~254_cout\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\ & 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\ & !\ar_sync[11][-11]~254_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-10]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[11][-11]~254_cout\,
	combout => \ar_sync[11][-11]~255_combout\,
	cout => \ar_sync[11][-11]~256\);

-- Location: LCCOMB_X34_Y21_N10
\ar_sync[11][-10]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-10]~257_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\ $ (\ar_sync[11][-11]~256\)))) # (GND)
-- \ar_sync[11][-10]~258\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\ & !\ar_sync[11][-11]~256\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\) # 
-- (!\ar_sync[11][-11]~256\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-9]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[11][-11]~256\,
	combout => \ar_sync[11][-10]~257_combout\,
	cout => \ar_sync[11][-10]~258\);

-- Location: LCCOMB_X34_Y21_N12
\ar_sync[11][-9]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-9]~259_combout\ = (\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[11][-10]~258\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & (\ar_sync[11][-10]~258\ & VCC)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & ((\ar_sync[11][-10]~258\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[11][-10]~258\))))
-- \ar_sync[11][-9]~260\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\ & !\ar_sync[11][-10]~258\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\) # 
-- (!\ar_sync[11][-10]~258\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-8]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[11][-10]~258\,
	combout => \ar_sync[11][-9]~259_combout\,
	cout => \ar_sync[11][-9]~260\);

-- Location: LCCOMB_X34_Y21_N14
\ar_sync[11][-8]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-8]~261_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\ $ (\ar_sync[11][-9]~260\)))) # (GND)
-- \ar_sync[11][-8]~262\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\ & !\ar_sync[11][-9]~260\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\) # 
-- (!\ar_sync[11][-9]~260\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-7]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[11][-9]~260\,
	combout => \ar_sync[11][-8]~261_combout\,
	cout => \ar_sync[11][-8]~262\);

-- Location: LCCOMB_X34_Y21_N16
\ar_sync[11][-7]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-7]~263_combout\ = (\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[11][-8]~262\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & ((\ar_sync[11][-8]~262\) # (GND))))) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & (\ar_sync[11][-8]~262\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[11][-8]~262\))))
-- \ar_sync[11][-7]~264\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & ((!\ar_sync[11][-8]~262\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\ & 
-- !\ar_sync[11][-8]~262\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-6]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[11][-8]~262\,
	combout => \ar_sync[11][-7]~263_combout\,
	cout => \ar_sync[11][-7]~264\);

-- Location: LCCOMB_X34_Y21_N18
\ar_sync[11][-6]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-6]~265_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\ $ (\ar_sync[11][-7]~264\)))) # (GND)
-- \ar_sync[11][-6]~266\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\ & !\ar_sync[11][-7]~264\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\) # 
-- (!\ar_sync[11][-7]~264\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-5]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[11][-7]~264\,
	combout => \ar_sync[11][-6]~265_combout\,
	cout => \ar_sync[11][-6]~266\);

-- Location: LCCOMB_X34_Y21_N20
\ar_sync[11][-5]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-5]~267_combout\ = (\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & (!\ar_sync[11][-6]~266\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & (\ar_sync[11][-6]~266\ & VCC)))) # 
-- (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & ((\ar_sync[11][-6]~266\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & (!\ar_sync[11][-6]~266\))))
-- \ar_sync[11][-5]~268\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & (\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\ & !\ar_sync[11][-6]~266\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\) # 
-- (!\ar_sync[11][-6]~266\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-4]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[11][-6]~266\,
	combout => \ar_sync[11][-5]~267_combout\,
	cout => \ar_sync[11][-5]~268\);

-- Location: LCCOMB_X34_Y21_N22
\ar_sync[11][-4]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-4]~269_combout\ = ((\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\ $ (\ar_sync[11][-5]~268\)))) # (GND)
-- \ar_sync[11][-4]~270\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\ & (\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\ & !\ar_sync[11][-5]~268\)) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\) # 
-- (!\ar_sync[11][-5]~268\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-3]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[11][-5]~268\,
	combout => \ar_sync[11][-4]~269_combout\,
	cout => \ar_sync[11][-4]~270\);

-- Location: LCCOMB_X34_Y21_N24
\ar_sync[11][-3]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-3]~271_combout\ = (\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[11][-4]~270\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & ((\ar_sync[11][-4]~270\) # (GND))))) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & (\ar_sync[11][-4]~270\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[11][-4]~270\))))
-- \ar_sync[11][-3]~272\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & ((!\ar_sync[11][-4]~270\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\ & (!\g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\ & 
-- !\ar_sync[11][-4]~270\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched[-2]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[11][-4]~270\,
	combout => \ar_sync[11][-3]~271_combout\,
	cout => \ar_sync[11][-3]~272\);

-- Location: LCCOMB_X34_Y21_N26
\ar_sync[11][-2]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-2]~273_combout\ = ((\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\ $ (\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\ $ (\ar_sync[11][-3]~272\)))) # (GND)
-- \ar_sync[11][-2]~274\ = CARRY((\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\ & ((!\ar_sync[11][-3]~272\) # (!\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\))) # (!\g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\ & (!\g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\ & 
-- !\ar_sync[11][-3]~272\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b0r_latched[-1]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[11][-3]~272\,
	combout => \ar_sync[11][-2]~273_combout\,
	cout => \ar_sync[11][-2]~274\);

-- Location: LCCOMB_X34_Y21_N28
\ar_sync[11][-1]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][-1]~275_combout\ = (\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & ((\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & (!\ar_sync[11][-2]~274\)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & ((\ar_sync[11][-2]~274\) # (GND))))) # 
-- (!\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & ((\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & (\ar_sync[11][-2]~274\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & (!\ar_sync[11][-2]~274\))))
-- \ar_sync[11][-1]~276\ = CARRY((\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & ((!\ar_sync[11][-2]~274\) # (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0)))) # (!\g_radix4_1:3:u_radix4_1|b2r_latched\(0) & (!\g_radix4_1:3:u_radix4_1|b0r_latched\(0) & 
-- !\ar_sync[11][-2]~274\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b2r_latched\(0),
	datab => \g_radix4_1:3:u_radix4_1|b0r_latched\(0),
	datad => VCC,
	cin => \ar_sync[11][-2]~274\,
	combout => \ar_sync[11][-1]~275_combout\,
	cout => \ar_sync[11][-1]~276\);

-- Location: LCCOMB_X34_Y21_N30
\ar_sync[11][0]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[11][0]~277_combout\ = \g_radix4_1:3:u_radix4_1|b2r_latched\(0) $ (\ar_sync[11][-1]~276\ $ (\g_radix4_1:3:u_radix4_1|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:3:u_radix4_1|b2r_latched\(0),
	datad => \g_radix4_1:3:u_radix4_1|b0r_latched\(0),
	cin => \ar_sync[11][-1]~276\,
	combout => \ar_sync[11][0]~277_combout\);

-- Location: FF_X34_Y21_N31
\ar_sync[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][0]~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][0]~q\);

-- Location: FF_X34_Y21_N29
\ar_sync[11][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-1]~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-1]~q\);

-- Location: FF_X34_Y21_N25
\ar_sync[11][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-3]~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-3]~q\);

-- Location: FF_X34_Y21_N27
\ar_sync[11][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-2]~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-2]~q\);

-- Location: LCCOMB_X29_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\ = (\ar_sync[11][0]~q\ & ((\ar_sync[11][-3]~q\ $ (\ar_sync[11][-2]~q\)))) # (!\ar_sync[11][0]~q\ & (!\ar_sync[11][-2]~q\ & ((\ar_sync[11][-1]~q\) # (\ar_sync[11][-3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\);

-- Location: FF_X34_Y21_N17
\ar_sync[11][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-7]~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-7]~q\);

-- Location: FF_X34_Y21_N21
\ar_sync[11][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-5]~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-5]~q\);

-- Location: FF_X34_Y21_N23
\ar_sync[11][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-4]~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-4]~q\);

-- Location: FF_X34_Y21_N19
\ar_sync[11][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-6]~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-6]~q\);

-- Location: LCCOMB_X35_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ = (\ar_sync[11][-5]~q\ & ((\ar_sync[11][-4]~q\ & (\ar_sync[11][-7]~q\ & \ar_sync[11][-6]~q\)) # (!\ar_sync[11][-4]~q\ & ((!\ar_sync[11][-6]~q\))))) # (!\ar_sync[11][-5]~q\ & 
-- ((\ar_sync[11][-7]~q\ & ((\ar_sync[11][-4]~q\) # (\ar_sync[11][-6]~q\))) # (!\ar_sync[11][-7]~q\ & (\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\);

-- Location: FF_X34_Y21_N13
\ar_sync[11][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-9]~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-9]~q\);

-- Location: FF_X34_Y21_N15
\ar_sync[11][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-8]~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-8]~q\);

-- Location: FF_X34_Y21_N9
\ar_sync[11][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-11]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-11]~q\);

-- Location: FF_X34_Y21_N11
\ar_sync[11][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[11][-10]~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[11][-10]~q\);

-- Location: LCCOMB_X34_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ = (\ar_sync[11][-8]~q\ & ((\ar_sync[11][-9]~q\ & ((!\ar_sync[11][-10]~q\) # (!\ar_sync[11][-11]~q\))) # (!\ar_sync[11][-9]~q\ & (!\ar_sync[11][-11]~q\ & 
-- !\ar_sync[11][-10]~q\)))) # (!\ar_sync[11][-8]~q\ & (\ar_sync[11][-10]~q\ $ (((!\ar_sync[11][-9]~q\ & \ar_sync[11][-11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-9]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-11]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X35_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\ = (\ar_sync[11][-7]~q\ & ((\ar_sync[11][-6]~q\ & (\ar_sync[11][-4]~q\ & !\ar_sync[11][-5]~q\)) # (!\ar_sync[11][-6]~q\ & (!\ar_sync[11][-4]~q\ & \ar_sync[11][-5]~q\)))) # 
-- (!\ar_sync[11][-7]~q\ & ((\ar_sync[11][-6]~q\ & (\ar_sync[11][-4]~q\ $ (!\ar_sync[11][-5]~q\))) # (!\ar_sync[11][-6]~q\ & (\ar_sync[11][-4]~q\ & !\ar_sync[11][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-6]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X32_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ = (\ar_sync[11][-10]~q\ & ((\ar_sync[11][-8]~q\ & (\ar_sync[11][-9]~q\ & \ar_sync[11][-11]~q\)) # (!\ar_sync[11][-8]~q\ & ((\ar_sync[11][-9]~q\) # (\ar_sync[11][-11]~q\))))) # 
-- (!\ar_sync[11][-10]~q\ & ((\ar_sync[11][-9]~q\ $ (\ar_sync[11][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-10]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	datad => \ar_sync[11][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X35_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\ = (\ar_sync[11][-5]~q\ & (\ar_sync[11][-7]~q\ $ (\ar_sync[11][-4]~q\ $ (!\ar_sync[11][-6]~q\)))) # (!\ar_sync[11][-5]~q\ & ((\ar_sync[11][-7]~q\ & (!\ar_sync[11][-4]~q\ & 
-- !\ar_sync[11][-6]~q\)) # (!\ar_sync[11][-7]~q\ & (\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X32_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\ = (\ar_sync[11][-8]~q\ & (\ar_sync[11][-10]~q\ $ (((\ar_sync[11][-9]~q\) # (\ar_sync[11][-11]~q\))))) # (!\ar_sync[11][-8]~q\ & (\ar_sync[11][-10]~q\ & ((!\ar_sync[11][-11]~q\) 
-- # (!\ar_sync[11][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-10]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	datad => \ar_sync[11][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X32_Y21_N6
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\ = \ar_sync[11][-11]~q\ $ (((\ar_sync[11][-8]~q\ & (!\ar_sync[11][-9]~q\)) # (!\ar_sync[11][-8]~q\ & (\ar_sync[11][-9]~q\ & \ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\);

-- Location: LCCOMB_X32_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ = (\ar_sync[11][-7]~q\ & (\ar_sync[11][-5]~q\ $ (((\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\))))) # (!\ar_sync[11][-7]~q\ & (!\ar_sync[11][-5]~q\ & ((\ar_sync[11][-4]~q\) # 
-- (\ar_sync[11][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X32_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\ = (\ar_sync[11][-7]~q\ & ((\ar_sync[11][-4]~q\ $ (!\ar_sync[11][-6]~q\)))) # (!\ar_sync[11][-7]~q\ & (!\ar_sync[11][-6]~q\ & ((\ar_sync[11][-5]~q\) # (\ar_sync[11][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X32_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ = (\ar_sync[11][-9]~q\ & ((\ar_sync[11][-8]~q\ & (\ar_sync[11][-11]~q\ & \ar_sync[11][-10]~q\)) # (!\ar_sync[11][-8]~q\ & ((!\ar_sync[11][-10]~q\))))) # (!\ar_sync[11][-9]~q\ 
-- & ((\ar_sync[11][-11]~q\ & ((\ar_sync[11][-8]~q\) # (\ar_sync[11][-10]~q\))) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-9]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X35_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]~combout\ = \ar_sync[11][-4]~q\ $ (((!\ar_sync[11][-7]~q\ & ((\ar_sync[11][-5]~q\) # (\ar_sync[11][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]~combout\);

-- Location: LCCOMB_X34_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]~combout\ = (\ar_sync[11][-10]~q\ & ((\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ & !\ar_sync[11][-9]~q\)) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ $ (!\ar_sync[11][-9]~q\))))) # 
-- (!\ar_sync[11][-10]~q\ & ((\ar_sync[11][-11]~q\ & (!\ar_sync[11][-8]~q\ & \ar_sync[11][-9]~q\)) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ & !\ar_sync[11][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-10]~q\,
	datab => \ar_sync[11][-11]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X32_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2_combout\ = (\ar_sync[11][-9]~q\ & (\ar_sync[11][-11]~q\ $ (\ar_sync[11][-8]~q\ $ (!\ar_sync[11][-10]~q\)))) # (!\ar_sync[11][-9]~q\ & ((\ar_sync[11][-11]~q\ & (!\ar_sync[11][-8]~q\ & 
-- !\ar_sync[11][-10]~q\)) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-9]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2_combout\);

-- Location: LCCOMB_X32_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]~combout\ = \ar_sync[11][-5]~q\ $ (((\ar_sync[11][-7]~q\) # (\ar_sync[11][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-7]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]~combout\);

-- Location: LCCOMB_X32_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4_combout\ = (\ar_sync[11][-11]~q\ & (\ar_sync[11][-9]~q\ $ (((\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\))))) # (!\ar_sync[11][-11]~q\ & (!\ar_sync[11][-9]~q\ & ((\ar_sync[11][-8]~q\) # 
-- (\ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-9]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4_combout\);

-- Location: LCCOMB_X32_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3_combout\ = \ar_sync[11][-7]~q\ $ (\ar_sync[11][-6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[11][-7]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3_combout\);

-- Location: LCCOMB_X32_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][4]~combout\ = (\ar_sync[11][-11]~q\ & ((\ar_sync[11][-8]~q\ $ (!\ar_sync[11][-10]~q\)))) # (!\ar_sync[11][-11]~q\ & (!\ar_sync[11][-10]~q\ & ((\ar_sync[11][-9]~q\) # 
-- (\ar_sync[11][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-9]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][4]~combout\);

-- Location: LCCOMB_X31_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][4]~combout\ & \ar_sync[11][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][4]~combout\,
	datab => \ar_sync[11][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X31_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][5]~4_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][1]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X31_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][6]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][2]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X31_Y21_N6
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][3]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X31_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][4]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X31_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][9]~1_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X31_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][6]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X31_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X29_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\ = \ar_sync[11][0]~q\ $ (((!\ar_sync[11][-3]~q\ & ((\ar_sync[11][-1]~q\) # (\ar_sync[11][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\);

-- Location: LCCOMB_X29_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]~combout\ = \ar_sync[11][-1]~q\ $ (((\ar_sync[11][-3]~q\) # (\ar_sync[11][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]~combout\);

-- Location: LCCOMB_X29_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5_combout\ = \ar_sync[11][-3]~q\ $ (\ar_sync[11][-2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5_combout\);

-- Location: LCCOMB_X30_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13_cout\ = CARRY((\ar_sync[11][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13_cout\);

-- Location: LCCOMB_X30_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5_combout\ 
-- & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13_cout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][1]~5_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~13_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15_cout\);

-- Location: LCCOMB_X30_Y21_N6
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][2]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~15_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\);

-- Location: LCCOMB_X30_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\)) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][3]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~17_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\);

-- Location: LCCOMB_X30_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][4]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\);

-- Location: FF_X30_Y21_N11
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~q\);

-- Location: LCCOMB_X37_Y22_N2
\br_latched[11][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-10]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~q\,
	combout => \br_latched[11][-10]~feeder_combout\);

-- Location: FF_X37_Y22_N3
\br_latched[11][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-10]~q\);

-- Location: LCCOMB_X37_Y26_N4
\ar_sync[9][-11]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-11]~232_cout\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-11]~q\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-11]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[9][-11]~232_cout\);

-- Location: LCCOMB_X37_Y26_N6
\ar_sync[9][-11]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-11]~233_combout\ = (\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[9][-11]~232_cout\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & ((\ar_sync[9][-11]~232_cout\) # (GND))))) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & (\ar_sync[9][-11]~232_cout\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & (!\ar_sync[9][-11]~232_cout\))))
-- \ar_sync[9][-11]~234\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & ((!\ar_sync[9][-11]~232_cout\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\ & 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\ & !\ar_sync[9][-11]~232_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-10]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[9][-11]~232_cout\,
	combout => \ar_sync[9][-11]~233_combout\,
	cout => \ar_sync[9][-11]~234\);

-- Location: LCCOMB_X37_Y26_N8
\ar_sync[9][-10]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-10]~235_combout\ = ((\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\ $ (\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\ $ (\ar_sync[9][-11]~234\)))) # (GND)
-- \ar_sync[9][-10]~236\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\ & ((!\ar_sync[9][-11]~234\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\))) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\ & 
-- !\ar_sync[9][-11]~234\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-9]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[9][-11]~234\,
	combout => \ar_sync[9][-10]~235_combout\,
	cout => \ar_sync[9][-10]~236\);

-- Location: LCCOMB_X37_Y26_N10
\ar_sync[9][-9]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-9]~237_combout\ = (\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[9][-10]~236\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & (\ar_sync[9][-10]~236\ & VCC)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & ((\ar_sync[9][-10]~236\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[9][-10]~236\))))
-- \ar_sync[9][-9]~238\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\ & !\ar_sync[9][-10]~236\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\) # 
-- (!\ar_sync[9][-10]~236\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-8]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[9][-10]~236\,
	combout => \ar_sync[9][-9]~237_combout\,
	cout => \ar_sync[9][-9]~238\);

-- Location: FF_X37_Y26_N11
\ar_sync[9][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-9]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-9]~q\);

-- Location: FF_X37_Y26_N7
\ar_sync[9][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-11]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-11]~q\);

-- Location: FF_X37_Y26_N9
\ar_sync[9][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-10]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-10]~q\);

-- Location: LCCOMB_X37_Y26_N12
\ar_sync[9][-8]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-8]~239_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\ $ (\ar_sync[9][-9]~238\)))) # (GND)
-- \ar_sync[9][-8]~240\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\ & !\ar_sync[9][-9]~238\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\) # 
-- (!\ar_sync[9][-9]~238\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-7]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[9][-9]~238\,
	combout => \ar_sync[9][-8]~239_combout\,
	cout => \ar_sync[9][-8]~240\);

-- Location: FF_X37_Y26_N13
\ar_sync[9][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-8]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-8]~q\);

-- Location: LCCOMB_X37_Y26_N0
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ = (\ar_sync[9][-9]~q\ & ((\ar_sync[9][-10]~q\ & (\ar_sync[9][-11]~q\ & \ar_sync[9][-8]~q\)) # (!\ar_sync[9][-10]~q\ & ((!\ar_sync[9][-8]~q\))))) # (!\ar_sync[9][-9]~q\ & 
-- ((\ar_sync[9][-11]~q\ & ((\ar_sync[9][-10]~q\) # (\ar_sync[9][-8]~q\))) # (!\ar_sync[9][-11]~q\ & (\ar_sync[9][-10]~q\ & \ar_sync[9][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datab => \ar_sync[9][-11]~q\,
	datac => \ar_sync[9][-10]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\);

-- Location: LCCOMB_X37_Y26_N14
\ar_sync[9][-7]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-7]~241_combout\ = (\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[9][-8]~240\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & ((\ar_sync[9][-8]~240\) # (GND))))) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & (\ar_sync[9][-8]~240\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[9][-8]~240\))))
-- \ar_sync[9][-7]~242\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & ((!\ar_sync[9][-8]~240\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\ & 
-- !\ar_sync[9][-8]~240\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-6]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[9][-8]~240\,
	combout => \ar_sync[9][-7]~241_combout\,
	cout => \ar_sync[9][-7]~242\);

-- Location: FF_X37_Y26_N15
\ar_sync[9][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-7]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-7]~q\);

-- Location: LCCOMB_X37_Y26_N16
\ar_sync[9][-6]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-6]~243_combout\ = ((\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\ $ (\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\ $ (\ar_sync[9][-7]~242\)))) # (GND)
-- \ar_sync[9][-6]~244\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\ & ((!\ar_sync[9][-7]~242\) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\))) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\ & (!\g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\ & 
-- !\ar_sync[9][-7]~242\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-5]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[9][-7]~242\,
	combout => \ar_sync[9][-6]~243_combout\,
	cout => \ar_sync[9][-6]~244\);

-- Location: LCCOMB_X37_Y26_N18
\ar_sync[9][-5]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-5]~245_combout\ = (\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & (!\ar_sync[9][-6]~244\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & (\ar_sync[9][-6]~244\ & VCC)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & ((\ar_sync[9][-6]~244\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & (!\ar_sync[9][-6]~244\))))
-- \ar_sync[9][-5]~246\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & (\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\ & !\ar_sync[9][-6]~244\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\ & ((\g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\) # 
-- (!\ar_sync[9][-6]~244\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched[-4]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[9][-6]~244\,
	combout => \ar_sync[9][-5]~245_combout\,
	cout => \ar_sync[9][-5]~246\);

-- Location: LCCOMB_X37_Y26_N20
\ar_sync[9][-4]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-4]~247_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\ $ (\ar_sync[9][-5]~246\)))) # (GND)
-- \ar_sync[9][-4]~248\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\ & !\ar_sync[9][-5]~246\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\) # 
-- (!\ar_sync[9][-5]~246\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-3]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[9][-5]~246\,
	combout => \ar_sync[9][-4]~247_combout\,
	cout => \ar_sync[9][-4]~248\);

-- Location: FF_X37_Y26_N21
\ar_sync[9][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-4]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-4]~q\);

-- Location: FF_X37_Y26_N17
\ar_sync[9][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-6]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-6]~q\);

-- Location: FF_X37_Y26_N19
\ar_sync[9][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-5]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-5]~q\);

-- Location: LCCOMB_X38_Y26_N28
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ = (\ar_sync[9][-4]~q\ & ((\ar_sync[9][-7]~q\ & (!\ar_sync[9][-6]~q\ & \ar_sync[9][-5]~q\)) # (!\ar_sync[9][-7]~q\ & ((\ar_sync[9][-5]~q\) # (!\ar_sync[9][-6]~q\))))) # 
-- (!\ar_sync[9][-4]~q\ & (\ar_sync[9][-6]~q\ $ (((\ar_sync[9][-7]~q\ & !\ar_sync[9][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-7]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\);

-- Location: LCCOMB_X38_Y26_N2
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\ = (\ar_sync[9][-7]~q\ & ((\ar_sync[9][-4]~q\ & ((\ar_sync[9][-5]~q\) # (!\ar_sync[9][-6]~q\))) # (!\ar_sync[9][-4]~q\ & ((\ar_sync[9][-6]~q\) # (!\ar_sync[9][-5]~q\))))) # 
-- (!\ar_sync[9][-7]~q\ & (\ar_sync[9][-5]~q\ $ (((\ar_sync[9][-4]~q\ & \ar_sync[9][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-7]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X38_Y26_N20
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\ = (\ar_sync[9][-10]~q\ & ((\ar_sync[9][-8]~q\ & ((!\ar_sync[9][-9]~q\) # (!\ar_sync[9][-11]~q\))) # (!\ar_sync[9][-8]~q\ & (!\ar_sync[9][-11]~q\ & !\ar_sync[9][-9]~q\)))) # 
-- (!\ar_sync[9][-10]~q\ & ((\ar_sync[9][-11]~q\ & ((\ar_sync[9][-9]~q\))) # (!\ar_sync[9][-11]~q\ & (\ar_sync[9][-8]~q\ & !\ar_sync[9][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-8]~q\,
	datab => \ar_sync[9][-10]~q\,
	datac => \ar_sync[9][-11]~q\,
	datad => \ar_sync[9][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\);

-- Location: LCCOMB_X38_Y26_N10
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3_combout\ = \ar_sync[9][-4]~q\ $ (\ar_sync[9][-6]~q\ $ (((\ar_sync[9][-7]~q\ & \ar_sync[9][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-7]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3_combout\);

-- Location: LCCOMB_X38_Y26_N4
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4_combout\ = (\ar_sync[9][-10]~q\ & ((\ar_sync[9][-9]~q\ & ((\ar_sync[9][-11]~q\) # (\ar_sync[9][-8]~q\))) # (!\ar_sync[9][-9]~q\ & (\ar_sync[9][-11]~q\ & \ar_sync[9][-8]~q\)))) # 
-- (!\ar_sync[9][-10]~q\ & (\ar_sync[9][-8]~q\ $ (((\ar_sync[9][-9]~q\) # (\ar_sync[9][-11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datab => \ar_sync[9][-11]~q\,
	datac => \ar_sync[9][-10]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4_combout\);

-- Location: LCCOMB_X38_Y26_N12
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6_combout\ = (\ar_sync[9][-9]~q\ & (\ar_sync[9][-11]~q\ $ (((\ar_sync[9][-8]~q\) # (!\ar_sync[9][-10]~q\))))) # (!\ar_sync[9][-9]~q\ & ((\ar_sync[9][-11]~q\ & ((\ar_sync[9][-8]~q\))) # 
-- (!\ar_sync[9][-11]~q\ & (\ar_sync[9][-10]~q\ & !\ar_sync[9][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datab => \ar_sync[9][-10]~q\,
	datac => \ar_sync[9][-11]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6_combout\);

-- Location: LCCOMB_X38_Y26_N6
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5_combout\ = \ar_sync[9][-5]~q\ $ (\ar_sync[9][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[9][-5]~q\,
	datad => \ar_sync[9][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5_combout\);

-- Location: LCCOMB_X38_Y26_N30
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7_combout\ = (\ar_sync[9][-10]~q\ & ((\ar_sync[9][-9]~q\ & ((!\ar_sync[9][-8]~q\) # (!\ar_sync[9][-11]~q\))) # (!\ar_sync[9][-9]~q\ & (!\ar_sync[9][-11]~q\ & !\ar_sync[9][-8]~q\)))) # 
-- (!\ar_sync[9][-10]~q\ & (\ar_sync[9][-8]~q\ $ (((!\ar_sync[9][-9]~q\ & \ar_sync[9][-11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datab => \ar_sync[9][-11]~q\,
	datac => \ar_sync[9][-10]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7_combout\);

-- Location: LCCOMB_X37_Y26_N30
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][7]~8_combout\ = (\ar_sync[9][-9]~q\ & ((\ar_sync[9][-10]~q\ & ((\ar_sync[9][-11]~q\) # (!\ar_sync[9][-8]~q\))) # (!\ar_sync[9][-10]~q\ & ((\ar_sync[9][-8]~q\) # (!\ar_sync[9][-11]~q\))))) # 
-- (!\ar_sync[9][-9]~q\ & (\ar_sync[9][-11]~q\ $ (((\ar_sync[9][-10]~q\ & \ar_sync[9][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datab => \ar_sync[9][-10]~q\,
	datac => \ar_sync[9][-11]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][7]~8_combout\);

-- Location: LCCOMB_X39_Y26_N0
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][7]~8_combout\ & \ar_sync[9][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][7]~8_combout\,
	datab => \ar_sync[9][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X39_Y26_N2
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ar_sync[9][-6]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ar_sync[9][-6]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][8]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X39_Y26_N4
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][9]~6_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][5]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X39_Y26_N6
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][6]~3_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][10]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X39_Y26_N8
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][7]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][11]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X39_Y26_N10
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][12]~1_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][8]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X37_Y26_N22
\ar_sync[9][-3]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-3]~249_combout\ = (\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[9][-4]~248\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & ((\ar_sync[9][-4]~248\) # (GND))))) # 
-- (!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & (\ar_sync[9][-4]~248\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & (!\ar_sync[9][-4]~248\))))
-- \ar_sync[9][-3]~250\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & ((!\ar_sync[9][-4]~248\) # (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\ & (!\g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\ & 
-- !\ar_sync[9][-4]~248\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-2]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[9][-4]~248\,
	combout => \ar_sync[9][-3]~249_combout\,
	cout => \ar_sync[9][-3]~250\);

-- Location: LCCOMB_X37_Y26_N24
\ar_sync[9][-2]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-2]~251_combout\ = ((\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\ $ (\ar_sync[9][-3]~250\)))) # (GND)
-- \ar_sync[9][-2]~252\ = CARRY((\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\ & !\ar_sync[9][-3]~250\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\) # 
-- (!\ar_sync[9][-3]~250\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[9][-3]~250\,
	combout => \ar_sync[9][-2]~251_combout\,
	cout => \ar_sync[9][-2]~252\);

-- Location: FF_X37_Y26_N25
\ar_sync[9][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-2]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-2]~q\);

-- Location: FF_X37_Y26_N23
\ar_sync[9][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-3]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-3]~q\);

-- Location: LCCOMB_X40_Y26_N2
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\ar_sync[9][-3]~q\ $ (VCC))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\ar_sync[9][-3]~q\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ar_sync[9][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ar_sync[9][-3]~q\,
	datad => VCC,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\);

-- Location: LCCOMB_X40_Y26_N4
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ar_sync[9][-2]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\ & 
-- VCC)) # (!\ar_sync[9][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ar_sync[9][-2]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\)) # (!\ar_sync[9][-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\ar_sync[9][-2]~q\ & !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\) # (!\ar_sync[9][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \ar_sync[9][-2]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\);

-- Location: FF_X40_Y26_N5
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\);

-- Location: LCCOMB_X43_Y22_N0
\br_latched[9][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-10]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\,
	combout => \br_latched[9][-10]~feeder_combout\);

-- Location: FF_X43_Y22_N1
\br_latched[9][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-10]~q\);

-- Location: FF_X30_Y21_N9
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~q\);

-- Location: LCCOMB_X37_Y22_N28
\br_latched[11][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-11]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-11]~q\,
	combout => \br_latched[11][-11]~feeder_combout\);

-- Location: FF_X37_Y22_N29
\br_latched[11][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-11]~q\);

-- Location: FF_X40_Y26_N3
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\);

-- Location: LCCOMB_X45_Y22_N30
\bi_latched[9][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-11]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\,
	combout => \bi_latched[9][-11]~feeder_combout\);

-- Location: FF_X45_Y22_N31
\bi_latched[9][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-11]~q\);

-- Location: LCCOMB_X43_Y22_N6
\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\ = CARRY((\bi_latched[9][-11]~q\) # (!\br_latched[11][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-11]~q\,
	datab => \bi_latched[9][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X43_Y22_N8
\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~14_combout\ = (\br_latched[11][-10]~q\ & ((\br_latched[9][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\)) # (!\br_latched[9][-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\) # 
-- (GND))))) # (!\br_latched[11][-10]~q\ & ((\br_latched[9][-10]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[9][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\))))
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\ = CARRY((\br_latched[11][-10]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\) # (!\br_latched[9][-10]~q\))) # (!\br_latched[11][-10]~q\ & (!\br_latched[9][-10]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-10]~q\,
	datab => \br_latched[9][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\);

-- Location: FF_X43_Y22_N9
\g_radix4_2:2:u_radix4_2|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~q\);

-- Location: LCCOMB_X46_Y26_N6
\ar_sync[10][-11]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-11]~226_cout\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-11]~q\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-11]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-11]~q\,
	datad => VCC,
	cout => \ar_sync[10][-11]~226_cout\);

-- Location: LCCOMB_X46_Y26_N8
\ar_sync[10][-11]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-11]~227_combout\ = (\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & (!\ar_sync[10][-11]~226_cout\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & (\ar_sync[10][-11]~226_cout\ & VCC)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & ((\ar_sync[10][-11]~226_cout\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & (!\ar_sync[10][-11]~226_cout\))))
-- \ar_sync[10][-11]~228\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\ & !\ar_sync[10][-11]~226_cout\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\ & 
-- ((\g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\) # (!\ar_sync[10][-11]~226_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-10]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-10]~q\,
	datad => VCC,
	cin => \ar_sync[10][-11]~226_cout\,
	combout => \ar_sync[10][-11]~227_combout\,
	cout => \ar_sync[10][-11]~228\);

-- Location: FF_X46_Y26_N9
\ar_sync[10][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-11]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-11]~q\);

-- Location: LCCOMB_X45_Y23_N26
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~feeder_combout\ = \ar_sync[10][-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[10][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~feeder_combout\);

-- Location: FF_X45_Y23_N27
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\);

-- Location: LCCOMB_X46_Y26_N10
\ar_sync[10][-10]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-10]~229_combout\ = ((\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\ $ (\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\ $ (\ar_sync[10][-11]~228\)))) # (GND)
-- \ar_sync[10][-10]~230\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\ & !\ar_sync[10][-11]~228\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\) # 
-- (!\ar_sync[10][-11]~228\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-9]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-9]~q\,
	datad => VCC,
	cin => \ar_sync[10][-11]~228\,
	combout => \ar_sync[10][-10]~229_combout\,
	cout => \ar_sync[10][-10]~230\);

-- Location: FF_X46_Y26_N11
\ar_sync[10][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-10]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-10]~q\);

-- Location: LCCOMB_X47_Y26_N0
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~feeder_combout\ = \ar_sync[10][-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[10][-10]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~feeder_combout\);

-- Location: FF_X47_Y26_N1
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\);

-- Location: LCCOMB_X47_Y26_N8
\bi_latched[10][-10]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-10]~177_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ $ (GND)))
-- \bi_latched[10][-10]~178\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & !\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	combout => \bi_latched[10][-10]~177_combout\,
	cout => \bi_latched[10][-10]~178\);

-- Location: LCCOMB_X47_Y22_N0
\bi_latched[10][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-10]~feeder_combout\ = \bi_latched[10][-10]~177_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bi_latched[10][-10]~177_combout\,
	combout => \bi_latched[10][-10]~feeder_combout\);

-- Location: FF_X47_Y22_N1
\bi_latched[10][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-10]~q\);

-- Location: FF_X45_Y23_N1
\bi_latched[10][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-11]~q\);

-- Location: LCCOMB_X45_Y23_N0
\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~12_combout\ = (\bi_latched[10][-10]~q\ & (!\bi_latched[10][-11]~q\ & VCC)) # (!\bi_latched[10][-10]~q\ & (\bi_latched[10][-11]~q\ $ (GND)))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\ = CARRY((!\bi_latched[10][-10]~q\ & !\bi_latched[10][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[10][-10]~q\,
	datab => \bi_latched[10][-11]~q\,
	datad => VCC,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~12_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\);

-- Location: LCCOMB_X45_Y23_N28
\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~feeder_combout\ = \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~12_combout\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~feeder_combout\);

-- Location: FF_X45_Y23_N29
\g_radix4_2:2:u_radix4_2|b1i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~q\);

-- Location: LCCOMB_X44_Y23_N2
\yi_sync[6][-11]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-11]~107_combout\ = (\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~q\) # (GND)))
-- \yi_sync[6][-11]~108\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~q\) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[6][-11]~107_combout\,
	cout => \yi_sync[6][-11]~108\);

-- Location: LCCOMB_X46_Y26_N12
\ar_sync[10][-9]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-9]~279_combout\ = (\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[10][-10]~230\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & (\ar_sync[10][-10]~230\ & VCC)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & ((\ar_sync[10][-10]~230\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & (!\ar_sync[10][-10]~230\))))
-- \ar_sync[10][-9]~280\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\ & !\ar_sync[10][-10]~230\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\) # 
-- (!\ar_sync[10][-10]~230\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-8]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \ar_sync[10][-10]~230\,
	combout => \ar_sync[10][-9]~279_combout\,
	cout => \ar_sync[10][-9]~280\);

-- Location: FF_X46_Y26_N13
\ar_sync[10][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-9]~279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-9]~q\);

-- Location: LCCOMB_X47_Y26_N30
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~feeder_combout\ = \ar_sync[10][-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[10][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~feeder_combout\);

-- Location: FF_X47_Y26_N31
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X47_Y26_N10
\bi_latched[10][-9]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-9]~179_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ & ((\bi_latched[10][-10]~178\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ & (!\bi_latched[10][-10]~178\))
-- \bi_latched[10][-9]~180\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\) # (!\bi_latched[10][-10]~178\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[10][-10]~178\,
	combout => \bi_latched[10][-9]~179_combout\,
	cout => \bi_latched[10][-9]~180\);

-- Location: FF_X47_Y26_N11
\bi_latched[10][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-9]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-9]~q\);

-- Location: LCCOMB_X45_Y23_N2
\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~14_combout\ = (\bi_latched[10][-9]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\) # (GND))) # (!\bi_latched[10][-9]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\ = CARRY((\bi_latched[10][-9]~q\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[10][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-11]~13\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~14_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\);

-- Location: FF_X45_Y23_N3
\g_radix4_2:2:u_radix4_2|b1i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\);

-- Location: LCCOMB_X38_Y26_N8
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ = (\ar_sync[9][-9]~q\ & (\ar_sync[9][-10]~q\ & !\ar_sync[9][-8]~q\)) # (!\ar_sync[9][-9]~q\ & ((\ar_sync[9][-8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datac => \ar_sync[9][-10]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\);

-- Location: LCCOMB_X37_Y26_N2
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\ = (\ar_sync[9][-6]~q\ & (\ar_sync[9][-4]~q\ $ (\ar_sync[9][-7]~q\ $ (!\ar_sync[9][-5]~q\)))) # (!\ar_sync[9][-6]~q\ & ((\ar_sync[9][-7]~q\ & (\ar_sync[9][-4]~q\ & 
-- !\ar_sync[9][-5]~q\)) # (!\ar_sync[9][-7]~q\ & ((\ar_sync[9][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-6]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-7]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\);

-- Location: LCCOMB_X39_Y26_N12
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][13]~10_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][9]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X37_Y26_N26
\ar_sync[9][-1]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][-1]~281_combout\ = (\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & (!\ar_sync[9][-2]~252\)) # (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & (\ar_sync[9][-2]~252\ & VCC)))) # 
-- (!\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & ((\ar_sync[9][-2]~252\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & (!\ar_sync[9][-2]~252\))))
-- \ar_sync[9][-1]~282\ = CARRY((\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & (\g_radix4_1:1:u_radix4_1|b2r_latched\(0) & !\ar_sync[9][-2]~252\)) # (!\g_radix4_1:1:u_radix4_1|b0r_latched\(0) & ((\g_radix4_1:1:u_radix4_1|b2r_latched\(0)) # 
-- (!\ar_sync[9][-2]~252\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched\(0),
	datab => \g_radix4_1:1:u_radix4_1|b2r_latched\(0),
	datad => VCC,
	cin => \ar_sync[9][-2]~252\,
	combout => \ar_sync[9][-1]~281_combout\,
	cout => \ar_sync[9][-1]~282\);

-- Location: FF_X37_Y26_N27
\ar_sync[9][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][-1]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][-1]~q\);

-- Location: LCCOMB_X40_Y26_N28
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ = \ar_sync[9][-3]~q\ $ (\ar_sync[9][-1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[9][-3]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\);

-- Location: LCCOMB_X40_Y26_N6
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][5]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\);

-- Location: FF_X40_Y26_N7
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X41_Y22_N26
\br_latched[9][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-9]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\,
	combout => \br_latched[9][-9]~feeder_combout\);

-- Location: FF_X41_Y22_N27
\br_latched[9][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-9]~q\);

-- Location: LCCOMB_X29_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\ = (\ar_sync[11][-1]~q\ & ((\ar_sync[11][-3]~q\) # ((\ar_sync[11][0]~q\ & !\ar_sync[11][-2]~q\)))) # (!\ar_sync[11][-1]~q\ & (((!\ar_sync[11][-3]~q\ & \ar_sync[11][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\);

-- Location: LCCOMB_X32_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\ = (\ar_sync[11][-8]~q\ & (((\ar_sync[11][-9]~q\)))) # (!\ar_sync[11][-8]~q\ & ((\ar_sync[11][-9]~q\ & ((!\ar_sync[11][-10]~q\))) # (!\ar_sync[11][-9]~q\ & 
-- ((\ar_sync[11][-11]~q\) # (\ar_sync[11][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X35_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ = \ar_sync[11][-7]~q\ $ (((\ar_sync[11][-5]~q\ & (!\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\)) # (!\ar_sync[11][-5]~q\ & (\ar_sync[11][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X31_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][13]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X30_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-10]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\);

-- Location: FF_X30_Y21_N13
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X37_Y22_N18
\br_latched[11][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-9]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~q\,
	combout => \br_latched[11][-9]~feeder_combout\);

-- Location: FF_X37_Y22_N19
\br_latched[11][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-9]~q\);

-- Location: LCCOMB_X43_Y22_N10
\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~16_combout\ = ((\br_latched[9][-9]~q\ $ (\br_latched[11][-9]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\ = CARRY((\br_latched[9][-9]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\) # (!\br_latched[11][-9]~q\))) # (!\br_latched[9][-9]~q\ & (!\br_latched[11][-9]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-9]~q\,
	datab => \br_latched[11][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-11]~15\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\);

-- Location: FF_X43_Y22_N11
\g_radix4_2:2:u_radix4_2|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\);

-- Location: LCCOMB_X44_Y23_N4
\yi_sync[6][-10]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-10]~109_combout\ = (\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\ & (!\yi_sync[6][-11]~108\)) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\ & (\yi_sync[6][-11]~108\ & VCC)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\ & ((\yi_sync[6][-11]~108\) # (GND))) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\ & (!\yi_sync[6][-11]~108\))))
-- \yi_sync[6][-10]~110\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\ & !\yi_sync[6][-11]~108\)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\) # 
-- (!\yi_sync[6][-11]~108\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~q\,
	datad => VCC,
	cin => \yi_sync[6][-11]~108\,
	combout => \yi_sync[6][-10]~109_combout\,
	cout => \yi_sync[6][-10]~110\);

-- Location: LCCOMB_X46_Y26_N14
\ar_sync[10][-8]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-8]~283_combout\ = ((\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ $ (\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\ $ (\ar_sync[10][-9]~280\)))) # (GND)
-- \ar_sync[10][-8]~284\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ & ((!\ar_sync[10][-9]~280\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\))) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\ & 
-- !\ar_sync[10][-9]~280\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-7]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-7]~q\,
	datad => VCC,
	cin => \ar_sync[10][-9]~280\,
	combout => \ar_sync[10][-8]~283_combout\,
	cout => \ar_sync[10][-8]~284\);

-- Location: FF_X46_Y26_N15
\ar_sync[10][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-8]~283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-8]~q\);

-- Location: LCCOMB_X46_Y26_N4
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~feeder_combout\ = \ar_sync[10][-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[10][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~feeder_combout\);

-- Location: FF_X46_Y26_N5
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X47_Y26_N12
\bi_latched[10][-8]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-8]~181_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & (!\bi_latched[10][-9]~180\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & (\bi_latched[10][-9]~180\ $ (GND)))
-- \bi_latched[10][-8]~182\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & !\bi_latched[10][-9]~180\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[10][-9]~180\,
	combout => \bi_latched[10][-8]~181_combout\,
	cout => \bi_latched[10][-8]~182\);

-- Location: FF_X47_Y26_N13
\bi_latched[10][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-8]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-8]~q\);

-- Location: LCCOMB_X45_Y23_N4
\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~16_combout\ = (\bi_latched[10][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\ & VCC)) # (!\bi_latched[10][-8]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\ $ (GND)))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\ = CARRY((!\bi_latched[10][-8]~q\ & !\g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[10][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-10]~15\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~16_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\);

-- Location: FF_X45_Y23_N5
\g_radix4_2:2:u_radix4_2|b1i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~q\);

-- Location: LCCOMB_X35_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\ = (\ar_sync[11][-4]~q\ & (\ar_sync[11][-6]~q\ $ (((\ar_sync[11][-7]~q\) # (\ar_sync[11][-5]~q\))))) # (!\ar_sync[11][-4]~q\ & (\ar_sync[11][-6]~q\ & ((!\ar_sync[11][-5]~q\) # 
-- (!\ar_sync[11][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-6]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X32_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\ = (\ar_sync[11][-8]~q\ & (((!\ar_sync[11][-9]~q\)))) # (!\ar_sync[11][-8]~q\ & ((\ar_sync[11][-11]~q\) # ((\ar_sync[11][-9]~q\) # (\ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\);

-- Location: LCCOMB_X31_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][14]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X29_Y21_N6
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\ = \ar_sync[11][0]~q\ $ (((\ar_sync[11][-1]~q\ & (\ar_sync[11][-3]~q\ $ (!\ar_sync[11][-2]~q\))) # (!\ar_sync[11][-1]~q\ & (\ar_sync[11][-3]~q\ & !\ar_sync[11][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X30_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-9]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\);

-- Location: FF_X30_Y21_N15
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X37_Y22_N24
\br_latched[11][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-8]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~q\,
	combout => \br_latched[11][-8]~feeder_combout\);

-- Location: FF_X37_Y22_N25
\br_latched[11][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-8]~q\);

-- Location: LCCOMB_X38_Y26_N26
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\ = (\ar_sync[9][-4]~q\ & (\ar_sync[9][-6]~q\ $ (((!\ar_sync[9][-7]~q\ & !\ar_sync[9][-5]~q\))))) # (!\ar_sync[9][-4]~q\ & ((\ar_sync[9][-7]~q\ & ((\ar_sync[9][-5]~q\) # 
-- (!\ar_sync[9][-6]~q\))) # (!\ar_sync[9][-7]~q\ & (!\ar_sync[9][-6]~q\ & \ar_sync[9][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-7]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\);

-- Location: LCCOMB_X38_Y26_N24
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ = (\ar_sync[9][-9]~q\ & \ar_sync[9][-8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-9]~q\,
	datad => \ar_sync[9][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\);

-- Location: LCCOMB_X39_Y26_N14
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][10]~12_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[0][14]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X37_Y26_N28
\ar_sync[9][0]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[9][0]~285_combout\ = \g_radix4_1:1:u_radix4_1|b0r_latched\(0) $ (\ar_sync[9][-1]~282\ $ (\g_radix4_1:1:u_radix4_1|b2r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b0r_latched\(0),
	datad => \g_radix4_1:1:u_radix4_1|b2r_latched\(0),
	cin => \ar_sync[9][-1]~282\,
	combout => \ar_sync[9][0]~285_combout\);

-- Location: FF_X37_Y26_N29
\ar_sync[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[9][0]~285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[9][0]~q\);

-- Location: LCCOMB_X35_Y26_N12
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ = \ar_sync[9][-2]~q\ $ (\ar_sync[9][0]~q\ $ (((\ar_sync[9][-3]~q\ & \ar_sync[9][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-2]~q\,
	datab => \ar_sync[9][-3]~q\,
	datac => \ar_sync[9][0]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\);

-- Location: LCCOMB_X40_Y26_N8
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][6]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\);

-- Location: FF_X40_Y26_N9
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X44_Y22_N0
\br_latched[9][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-8]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\,
	combout => \br_latched[9][-8]~feeder_combout\);

-- Location: FF_X44_Y22_N1
\br_latched[9][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-8]~q\);

-- Location: LCCOMB_X43_Y22_N12
\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~18_combout\ = (\br_latched[11][-8]~q\ & ((\br_latched[9][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\)) # (!\br_latched[9][-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\) # (GND))))) # 
-- (!\br_latched[11][-8]~q\ & ((\br_latched[9][-8]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\ & VCC)) # (!\br_latched[9][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\))))
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\ = CARRY((\br_latched[11][-8]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\) # (!\br_latched[9][-8]~q\))) # (!\br_latched[11][-8]~q\ & (!\br_latched[9][-8]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-8]~q\,
	datab => \br_latched[9][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-10]~17\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\);

-- Location: FF_X43_Y22_N13
\g_radix4_2:2:u_radix4_2|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~q\);

-- Location: LCCOMB_X44_Y23_N6
\yi_sync[6][-9]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-9]~111_combout\ = ((\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~q\ $ (\yi_sync[6][-10]~110\)))) # (GND)
-- \yi_sync[6][-9]~112\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~q\ & ((!\yi_sync[6][-10]~110\) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~q\))) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~q\ & 
-- !\yi_sync[6][-10]~110\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[6][-10]~110\,
	combout => \yi_sync[6][-9]~111_combout\,
	cout => \yi_sync[6][-9]~112\);

-- Location: LCCOMB_X46_Y26_N16
\ar_sync[10][-7]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-7]~287_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[10][-8]~284\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & ((\ar_sync[10][-8]~284\) # (GND))))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & (\ar_sync[10][-8]~284\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & (!\ar_sync[10][-8]~284\))))
-- \ar_sync[10][-7]~288\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & ((!\ar_sync[10][-8]~284\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\ & 
-- !\ar_sync[10][-8]~284\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-6]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \ar_sync[10][-8]~284\,
	combout => \ar_sync[10][-7]~287_combout\,
	cout => \ar_sync[10][-7]~288\);

-- Location: FF_X46_Y26_N17
\ar_sync[10][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-7]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-7]~q\);

-- Location: LCCOMB_X47_Y26_N4
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~feeder_combout\ = \ar_sync[10][-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[10][-7]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~feeder_combout\);

-- Location: FF_X47_Y26_N5
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\);

-- Location: LCCOMB_X47_Y26_N14
\bi_latched[10][-7]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-7]~183_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ & ((\bi_latched[10][-8]~182\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ & (!\bi_latched[10][-8]~182\))
-- \bi_latched[10][-7]~184\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\) # (!\bi_latched[10][-8]~182\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[10][-8]~182\,
	combout => \bi_latched[10][-7]~183_combout\,
	cout => \bi_latched[10][-7]~184\);

-- Location: FF_X47_Y26_N15
\bi_latched[10][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-7]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-7]~q\);

-- Location: LCCOMB_X45_Y23_N6
\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~18_combout\ = (\bi_latched[10][-7]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\) # (GND))) # (!\bi_latched[10][-7]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\ = CARRY((\bi_latched[10][-7]~q\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[10][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-9]~17\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~18_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\);

-- Location: FF_X45_Y23_N7
\g_radix4_2:2:u_radix4_2|b1i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\);

-- Location: LCCOMB_X38_Y26_N18
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\ = (\ar_sync[9][-7]~q\ & ((\ar_sync[9][-6]~q\ & (\ar_sync[9][-4]~q\ & !\ar_sync[9][-5]~q\)) # (!\ar_sync[9][-6]~q\ & ((\ar_sync[9][-5]~q\))))) # (!\ar_sync[9][-7]~q\ & 
-- ((\ar_sync[9][-4]~q\ & ((\ar_sync[9][-6]~q\) # (!\ar_sync[9][-5]~q\))) # (!\ar_sync[9][-4]~q\ & (\ar_sync[9][-6]~q\ & !\ar_sync[9][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-7]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\);

-- Location: LCCOMB_X39_Y26_N16
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][11]~15_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X39_Y26_N30
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\ = (\ar_sync[9][-3]~q\ & ((\ar_sync[9][0]~q\ & (\ar_sync[9][-2]~q\ & !\ar_sync[9][-1]~q\)) # (!\ar_sync[9][0]~q\ & ((\ar_sync[9][-2]~q\) # (!\ar_sync[9][-1]~q\))))) # 
-- (!\ar_sync[9][-3]~q\ & (\ar_sync[9][-1]~q\ $ (((\ar_sync[9][0]~q\ & !\ar_sync[9][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][0]~q\,
	datab => \ar_sync[9][-2]~q\,
	datac => \ar_sync[9][-3]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\);

-- Location: LCCOMB_X40_Y26_N10
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][7]~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\);

-- Location: FF_X40_Y26_N11
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\);

-- Location: FF_X44_Y22_N7
\br_latched[9][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-7]~q\);

-- Location: LCCOMB_X29_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ = (\ar_sync[11][-1]~q\ & ((\ar_sync[11][0]~q\ & ((\ar_sync[11][-3]~q\) # (!\ar_sync[11][-2]~q\))) # (!\ar_sync[11][0]~q\ & (\ar_sync[11][-3]~q\ & !\ar_sync[11][-2]~q\)))) # 
-- (!\ar_sync[11][-1]~q\ & ((\ar_sync[11][-3]~q\ & (\ar_sync[11][0]~q\ & !\ar_sync[11][-2]~q\)) # (!\ar_sync[11][-3]~q\ & ((\ar_sync[11][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X35_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\ = (\ar_sync[11][-5]~q\ & ((\ar_sync[11][-7]~q\ & ((!\ar_sync[11][-6]~q\))) # (!\ar_sync[11][-7]~q\ & (\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\)))) # (!\ar_sync[11][-5]~q\ & 
-- (((\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\)) # (!\ar_sync[11][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-4]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-7]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\);

-- Location: LCCOMB_X32_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ = (\ar_sync[11][-10]~q\) # ((\ar_sync[11][-8]~q\) # ((\ar_sync[11][-9]~q\) # (\ar_sync[11][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-10]~q\,
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	datad => \ar_sync[11][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\);

-- Location: LCCOMB_X31_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND))))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][11]~8_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-8]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\);

-- Location: FF_X30_Y21_N17
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X38_Y22_N20
\br_latched[11][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-7]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~q\,
	combout => \br_latched[11][-7]~feeder_combout\);

-- Location: FF_X38_Y22_N21
\br_latched[11][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-7]~q\);

-- Location: LCCOMB_X43_Y22_N14
\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~20_combout\ = ((\br_latched[9][-7]~q\ $ (\br_latched[11][-7]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\ = CARRY((\br_latched[9][-7]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\) # (!\br_latched[11][-7]~q\))) # (!\br_latched[9][-7]~q\ & (!\br_latched[11][-7]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-7]~q\,
	datab => \br_latched[11][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-9]~19\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\);

-- Location: FF_X43_Y22_N15
\g_radix4_2:2:u_radix4_2|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\);

-- Location: LCCOMB_X44_Y23_N8
\yi_sync[6][-8]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-8]~113_combout\ = (\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\ & (!\yi_sync[6][-9]~112\)) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\ & (\yi_sync[6][-9]~112\ & VCC)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\ & ((\yi_sync[6][-9]~112\) # (GND))) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\ & (!\yi_sync[6][-9]~112\))))
-- \yi_sync[6][-8]~114\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\ & !\yi_sync[6][-9]~112\)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\) # 
-- (!\yi_sync[6][-9]~112\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[6][-9]~112\,
	combout => \yi_sync[6][-8]~113_combout\,
	cout => \yi_sync[6][-8]~114\);

-- Location: LCCOMB_X35_Y26_N10
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\ = (\ar_sync[9][-2]~q\ & (\ar_sync[9][0]~q\ $ (((\ar_sync[9][-1]~q\) # (!\ar_sync[9][-3]~q\))))) # (!\ar_sync[9][-2]~q\ & ((\ar_sync[9][0]~q\ & ((\ar_sync[9][-1]~q\))) # 
-- (!\ar_sync[9][0]~q\ & (\ar_sync[9][-3]~q\ & !\ar_sync[9][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-2]~q\,
	datab => \ar_sync[9][-3]~q\,
	datac => \ar_sync[9][0]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\);

-- Location: LCCOMB_X38_Y26_N16
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\ = (\ar_sync[9][-4]~q\ & ((\ar_sync[9][-7]~q\ & ((\ar_sync[9][-6]~q\) # (!\ar_sync[9][-5]~q\))) # (!\ar_sync[9][-7]~q\ & (\ar_sync[9][-6]~q\ & !\ar_sync[9][-5]~q\)))) # 
-- (!\ar_sync[9][-4]~q\ & ((\ar_sync[9][-6]~q\ & (\ar_sync[9][-7]~q\ & !\ar_sync[9][-5]~q\)) # (!\ar_sync[9][-6]~q\ & ((\ar_sync[9][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-7]~q\,
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\);

-- Location: LCCOMB_X39_Y26_N18
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][12]~17_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y26_N12
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][8]~18_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\);

-- Location: FF_X40_Y26_N13
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X44_Y22_N2
\br_latched[9][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-6]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\,
	combout => \br_latched[9][-6]~feeder_combout\);

-- Location: FF_X44_Y22_N3
\br_latched[9][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-6]~q\);

-- Location: LCCOMB_X29_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ = \ar_sync[11][0]~q\ $ (((\ar_sync[11][-1]~q\ & ((!\ar_sync[11][-2]~q\))) # (!\ar_sync[11][-1]~q\ & (\ar_sync[11][-3]~q\ & \ar_sync[11][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X35_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ = (\ar_sync[11][-4]~q\ & ((\ar_sync[11][-7]~q\ & (\ar_sync[11][-5]~q\ & !\ar_sync[11][-6]~q\)) # (!\ar_sync[11][-7]~q\ & ((\ar_sync[11][-5]~q\) # (!\ar_sync[11][-6]~q\))))) # 
-- (!\ar_sync[11][-4]~q\ & (\ar_sync[11][-6]~q\ $ (((\ar_sync[11][-7]~q\ & !\ar_sync[11][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X31_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X30_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~28_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-7]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\);

-- Location: FF_X30_Y21_N19
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X38_Y22_N6
\br_latched[11][-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-6]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~q\,
	combout => \br_latched[11][-6]~feeder_combout\);

-- Location: FF_X38_Y22_N7
\br_latched[11][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-6]~q\);

-- Location: LCCOMB_X43_Y22_N16
\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~22_combout\ = (\br_latched[9][-6]~q\ & ((\br_latched[11][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[11][-6]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\ & VCC)))) # 
-- (!\br_latched[9][-6]~q\ & ((\br_latched[11][-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\) # (GND))) # (!\br_latched[11][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\))))
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\ = CARRY((\br_latched[9][-6]~q\ & (\br_latched[11][-6]~q\ & !\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[9][-6]~q\ & ((\br_latched[11][-6]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-6]~q\,
	datab => \br_latched[11][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-8]~21\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\);

-- Location: FF_X43_Y22_N17
\g_radix4_2:2:u_radix4_2|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~q\);

-- Location: LCCOMB_X46_Y26_N18
\ar_sync[10][-6]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-6]~289_combout\ = ((\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\ $ (\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\ $ (\ar_sync[10][-7]~288\)))) # (GND)
-- \ar_sync[10][-6]~290\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\ & !\ar_sync[10][-7]~288\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\) # 
-- (!\ar_sync[10][-7]~288\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-5]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \ar_sync[10][-7]~288\,
	combout => \ar_sync[10][-6]~289_combout\,
	cout => \ar_sync[10][-6]~290\);

-- Location: FF_X46_Y26_N19
\ar_sync[10][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-6]~289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-6]~q\);

-- Location: FF_X47_Y26_N9
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[10][-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X47_Y26_N16
\bi_latched[10][-6]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-6]~185_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & (!\bi_latched[10][-7]~184\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & (\bi_latched[10][-7]~184\ $ (GND)))
-- \bi_latched[10][-6]~186\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & !\bi_latched[10][-7]~184\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[10][-7]~184\,
	combout => \bi_latched[10][-6]~185_combout\,
	cout => \bi_latched[10][-6]~186\);

-- Location: FF_X47_Y26_N17
\bi_latched[10][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-6]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-6]~q\);

-- Location: LCCOMB_X45_Y23_N8
\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~20_combout\ = (\bi_latched[10][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\ & VCC)) # (!\bi_latched[10][-6]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\ $ (GND)))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\ = CARRY((!\bi_latched[10][-6]~q\ & !\g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[10][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-8]~19\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~20_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\);

-- Location: FF_X45_Y23_N9
\g_radix4_2:2:u_radix4_2|b1i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~q\);

-- Location: LCCOMB_X44_Y23_N10
\yi_sync[6][-7]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-7]~115_combout\ = ((\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~q\ $ (\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~q\ $ (\yi_sync[6][-8]~114\)))) # (GND)
-- \yi_sync[6][-7]~116\ = CARRY((\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~q\ & !\yi_sync[6][-8]~114\)) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~q\) # 
-- (!\yi_sync[6][-8]~114\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[6][-8]~114\,
	combout => \yi_sync[6][-7]~115_combout\,
	cout => \yi_sync[6][-7]~116\);

-- Location: LCCOMB_X46_Y26_N20
\ar_sync[10][-5]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-5]~291_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[10][-6]~290\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & ((\ar_sync[10][-6]~290\) # (GND))))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & (\ar_sync[10][-6]~290\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & (!\ar_sync[10][-6]~290\))))
-- \ar_sync[10][-5]~292\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & ((!\ar_sync[10][-6]~290\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\ & (!\g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\ & 
-- !\ar_sync[10][-6]~290\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-4]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \ar_sync[10][-6]~290\,
	combout => \ar_sync[10][-5]~291_combout\,
	cout => \ar_sync[10][-5]~292\);

-- Location: FF_X46_Y26_N21
\ar_sync[10][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-5]~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-5]~q\);

-- Location: LCCOMB_X46_Y26_N0
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~feeder_combout\ = \ar_sync[10][-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[10][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~feeder_combout\);

-- Location: FF_X46_Y26_N1
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X47_Y26_N18
\bi_latched[10][-5]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-5]~187_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ & ((\bi_latched[10][-6]~186\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ & (!\bi_latched[10][-6]~186\))
-- \bi_latched[10][-5]~188\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\) # (!\bi_latched[10][-6]~186\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[10][-6]~186\,
	combout => \bi_latched[10][-5]~187_combout\,
	cout => \bi_latched[10][-5]~188\);

-- Location: FF_X47_Y26_N19
\bi_latched[10][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-5]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-5]~q\);

-- Location: LCCOMB_X45_Y23_N10
\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~22_combout\ = (\bi_latched[10][-5]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\) # (GND))) # (!\bi_latched[10][-5]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\ = CARRY((\bi_latched[10][-5]~q\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[10][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-7]~21\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~22_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\);

-- Location: FF_X45_Y23_N11
\g_radix4_2:2:u_radix4_2|b1i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\);

-- Location: LCCOMB_X35_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\ = (\ar_sync[11][-4]~q\ & (\ar_sync[11][-5]~q\)) # (!\ar_sync[11][-4]~q\ & ((\ar_sync[11][-5]~q\ & ((!\ar_sync[11][-6]~q\))) # (!\ar_sync[11][-5]~q\ & ((\ar_sync[11][-7]~q\) # 
-- (\ar_sync[11][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-4]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-7]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X31_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X30_Y20_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ = (\ar_sync[11][-1]~q\ & (\ar_sync[11][-3]~q\ $ (((\ar_sync[11][0]~q\) # (\ar_sync[11][-2]~q\))))) # (!\ar_sync[11][-1]~q\ & (\ar_sync[11][-3]~q\ & ((!\ar_sync[11][-2]~q\) # 
-- (!\ar_sync[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][0]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\);

-- Location: LCCOMB_X30_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ 
-- & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][9]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-6]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\);

-- Location: FF_X30_Y21_N21
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X37_Y22_N22
\br_latched[11][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-5]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~q\,
	combout => \br_latched[11][-5]~feeder_combout\);

-- Location: FF_X37_Y22_N23
\br_latched[11][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-5]~q\);

-- Location: LCCOMB_X40_Y26_N30
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\ = (\ar_sync[9][-3]~q\ & ((\ar_sync[9][-2]~q\ & ((\ar_sync[9][0]~q\) # (\ar_sync[9][-1]~q\))) # (!\ar_sync[9][-2]~q\ & (\ar_sync[9][0]~q\ & \ar_sync[9][-1]~q\)))) # 
-- (!\ar_sync[9][-3]~q\ & (\ar_sync[9][-1]~q\ $ (((\ar_sync[9][-2]~q\) # (\ar_sync[9][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-3]~q\,
	datab => \ar_sync[9][-2]~q\,
	datac => \ar_sync[9][0]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\);

-- Location: LCCOMB_X38_Y26_N14
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\ = (\ar_sync[9][-4]~q\ & ((!\ar_sync[9][-5]~q\))) # (!\ar_sync[9][-4]~q\ & (\ar_sync[9][-6]~q\ & \ar_sync[9][-5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[9][-4]~q\,
	datac => \ar_sync[9][-6]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\);

-- Location: LCCOMB_X39_Y26_N20
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[1][13]~19_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y26_N14
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][9]~20_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\);

-- Location: FF_X40_Y26_N15
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X43_Y22_N2
\br_latched[9][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-5]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\,
	combout => \br_latched[9][-5]~feeder_combout\);

-- Location: FF_X43_Y22_N3
\br_latched[9][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-5]~q\);

-- Location: LCCOMB_X43_Y22_N18
\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~24_combout\ = ((\br_latched[11][-5]~q\ $ (\br_latched[9][-5]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\ = CARRY((\br_latched[11][-5]~q\ & (\br_latched[9][-5]~q\ & !\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\)) # (!\br_latched[11][-5]~q\ & ((\br_latched[9][-5]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-5]~q\,
	datab => \br_latched[9][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-7]~23\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\);

-- Location: FF_X43_Y22_N19
\g_radix4_2:2:u_radix4_2|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\);

-- Location: LCCOMB_X44_Y23_N12
\yi_sync[6][-6]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-6]~117_combout\ = (\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\ & (!\yi_sync[6][-7]~116\)) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\ & (\yi_sync[6][-7]~116\ & VCC)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\ & ((\yi_sync[6][-7]~116\) # (GND))) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\ & (!\yi_sync[6][-7]~116\))))
-- \yi_sync[6][-6]~118\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\ & !\yi_sync[6][-7]~116\)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\) # 
-- (!\yi_sync[6][-7]~116\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[6][-7]~116\,
	combout => \yi_sync[6][-6]~117_combout\,
	cout => \yi_sync[6][-6]~118\);

-- Location: LCCOMB_X46_Y26_N22
\ar_sync[10][-4]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-4]~293_combout\ = ((\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ $ (\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\ $ (\ar_sync[10][-5]~292\)))) # (GND)
-- \ar_sync[10][-4]~294\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ & ((!\ar_sync[10][-5]~292\) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\))) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\ & (!\g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\ & 
-- !\ar_sync[10][-5]~292\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-3]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-3]~q\,
	datad => VCC,
	cin => \ar_sync[10][-5]~292\,
	combout => \ar_sync[10][-4]~293_combout\,
	cout => \ar_sync[10][-4]~294\);

-- Location: FF_X46_Y26_N23
\ar_sync[10][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-4]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-4]~q\);

-- Location: LCCOMB_X47_Y26_N2
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~feeder_combout\ = \ar_sync[10][-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[10][-4]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~feeder_combout\);

-- Location: FF_X47_Y26_N3
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X47_Y26_N20
\bi_latched[10][-4]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-4]~189_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & (!\bi_latched[10][-5]~188\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & (\bi_latched[10][-5]~188\ $ (GND)))
-- \bi_latched[10][-4]~190\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & !\bi_latched[10][-5]~188\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \bi_latched[10][-5]~188\,
	combout => \bi_latched[10][-4]~189_combout\,
	cout => \bi_latched[10][-4]~190\);

-- Location: FF_X47_Y26_N21
\bi_latched[10][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-4]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-4]~q\);

-- Location: LCCOMB_X45_Y23_N12
\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~24_combout\ = (\bi_latched[10][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\ & VCC)) # (!\bi_latched[10][-4]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\ $ (GND)))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\ = CARRY((!\bi_latched[10][-4]~q\ & !\g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[10][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-6]~23\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~24_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\);

-- Location: FF_X45_Y23_N13
\g_radix4_2:2:u_radix4_2|b1i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~q\);

-- Location: LCCOMB_X29_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\ = (\ar_sync[11][0]~q\ & ((\ar_sync[11][-3]~q\ & ((\ar_sync[11][-2]~q\) # (!\ar_sync[11][-1]~q\))) # (!\ar_sync[11][-3]~q\ & ((!\ar_sync[11][-2]~q\))))) # (!\ar_sync[11][0]~q\ & 
-- (\ar_sync[11][-2]~q\ & ((!\ar_sync[11][-3]~q\) # (!\ar_sync[11][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-1]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X35_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\ = (\ar_sync[11][-4]~q\ & (!\ar_sync[11][-5]~q\)) # (!\ar_sync[11][-4]~q\ & ((\ar_sync[11][-5]~q\) # ((\ar_sync[11][-7]~q\) # (\ar_sync[11][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-4]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-7]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\);

-- Location: LCCOMB_X31_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][14]~11_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\);

-- Location: LCCOMB_X30_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-5]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\);

-- Location: FF_X30_Y21_N23
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X41_Y21_N0
\br_latched[11][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-4]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~q\,
	combout => \br_latched[11][-4]~feeder_combout\);

-- Location: FF_X41_Y21_N1
\br_latched[11][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-4]~q\);

-- Location: LCCOMB_X35_Y26_N16
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\ = (\ar_sync[9][-2]~q\ & ((\ar_sync[9][-3]~q\ & (!\ar_sync[9][0]~q\ & \ar_sync[9][-1]~q\)) # (!\ar_sync[9][-3]~q\ & (\ar_sync[9][0]~q\)))) # (!\ar_sync[9][-2]~q\ & 
-- ((\ar_sync[9][-3]~q\ & ((\ar_sync[9][-1]~q\) # (!\ar_sync[9][0]~q\))) # (!\ar_sync[9][-3]~q\ & (!\ar_sync[9][0]~q\ & \ar_sync[9][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-2]~q\,
	datab => \ar_sync[9][-3]~q\,
	datac => \ar_sync[9][0]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\);

-- Location: LCCOMB_X38_Y26_N0
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\ = (\ar_sync[9][-4]~q\ & \ar_sync[9][-5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[9][-4]~q\,
	datad => \ar_sync[9][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\);

-- Location: LCCOMB_X39_Y26_N22
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|_~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y26_N16
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][10]~21_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\);

-- Location: FF_X40_Y26_N17
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X41_Y22_N24
\br_latched[9][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-4]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\,
	combout => \br_latched[9][-4]~feeder_combout\);

-- Location: FF_X41_Y22_N25
\br_latched[9][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-4]~q\);

-- Location: LCCOMB_X43_Y22_N20
\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~26_combout\ = (\br_latched[11][-4]~q\ & ((\br_latched[9][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\)) # (!\br_latched[9][-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\) # (GND))))) # 
-- (!\br_latched[11][-4]~q\ & ((\br_latched[9][-4]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\ & VCC)) # (!\br_latched[9][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\))))
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\ = CARRY((\br_latched[11][-4]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\) # (!\br_latched[9][-4]~q\))) # (!\br_latched[11][-4]~q\ & (!\br_latched[9][-4]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-4]~q\,
	datab => \br_latched[9][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-6]~25\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\);

-- Location: FF_X43_Y22_N21
\g_radix4_2:2:u_radix4_2|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~q\);

-- Location: LCCOMB_X44_Y23_N14
\yi_sync[6][-5]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-5]~119_combout\ = ((\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~q\ $ (\yi_sync[6][-6]~118\)))) # (GND)
-- \yi_sync[6][-5]~120\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~q\ & ((!\yi_sync[6][-6]~118\) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~q\))) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~q\ & 
-- !\yi_sync[6][-6]~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[6][-6]~118\,
	combout => \yi_sync[6][-5]~119_combout\,
	cout => \yi_sync[6][-5]~120\);

-- Location: LCCOMB_X39_Y26_N28
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\ = (\ar_sync[9][-2]~q\ & ((\ar_sync[9][-3]~q\ & (\ar_sync[9][0]~q\ & \ar_sync[9][-1]~q\)) # (!\ar_sync[9][-3]~q\ & ((!\ar_sync[9][-1]~q\))))) # (!\ar_sync[9][-2]~q\ & 
-- ((\ar_sync[9][0]~q\ & ((\ar_sync[9][-3]~q\) # (\ar_sync[9][-1]~q\))) # (!\ar_sync[9][0]~q\ & (\ar_sync[9][-3]~q\ & \ar_sync[9][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][0]~q\,
	datab => \ar_sync[9][-2]~q\,
	datac => \ar_sync[9][-3]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X39_Y26_N24
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X40_Y26_N18
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][11]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\);

-- Location: FF_X40_Y26_N19
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X44_Y22_N4
\br_latched[9][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-3]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\,
	combout => \br_latched[9][-3]~feeder_combout\);

-- Location: FF_X44_Y22_N5
\br_latched[9][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-3]~q\);

-- Location: LCCOMB_X35_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][15]~12_combout\ = (\ar_sync[11][-5]~q\) # ((\ar_sync[11][-6]~q\) # ((\ar_sync[11][-7]~q\) # (\ar_sync[11][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-5]~q\,
	datab => \ar_sync[11][-6]~q\,
	datac => \ar_sync[11][-7]~q\,
	datad => \ar_sync[11][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][15]~12_combout\);

-- Location: LCCOMB_X31_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][15]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][15]~9_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][15]~12_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\);

-- Location: LCCOMB_X30_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ = (\ar_sync[11][-3]~q\ & ((\ar_sync[11][0]~q\ & (!\ar_sync[11][-1]~q\ & \ar_sync[11][-2]~q\)) # (!\ar_sync[11][0]~q\ & ((\ar_sync[11][-2]~q\) # (!\ar_sync[11][-1]~q\))))) # 
-- (!\ar_sync[11][-3]~q\ & (\ar_sync[11][-1]~q\ $ (((\ar_sync[11][0]~q\ & !\ar_sync[11][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \ar_sync[11][0]~q\,
	datac => \ar_sync[11][-1]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X30_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~34_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-4]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~34_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\);

-- Location: FF_X30_Y21_N25
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X43_Y22_N4
\br_latched[11][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-3]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~q\,
	combout => \br_latched[11][-3]~feeder_combout\);

-- Location: FF_X43_Y22_N5
\br_latched[11][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-3]~q\);

-- Location: LCCOMB_X43_Y22_N22
\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~28_combout\ = ((\br_latched[9][-3]~q\ $ (\br_latched[11][-3]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\ = CARRY((\br_latched[9][-3]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\) # (!\br_latched[11][-3]~q\))) # (!\br_latched[9][-3]~q\ & (!\br_latched[11][-3]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-3]~q\,
	datab => \br_latched[11][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-5]~27\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\);

-- Location: FF_X43_Y22_N23
\g_radix4_2:2:u_radix4_2|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\);

-- Location: LCCOMB_X46_Y26_N24
\ar_sync[10][-3]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-3]~295_combout\ = (\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & (!\ar_sync[10][-4]~294\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & (\ar_sync[10][-4]~294\ & VCC)))) # 
-- (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & ((\ar_sync[10][-4]~294\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & (!\ar_sync[10][-4]~294\))))
-- \ar_sync[10][-3]~296\ = CARRY((\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & (\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\ & !\ar_sync[10][-4]~294\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\ & ((\g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\) # 
-- (!\ar_sync[10][-4]~294\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b0r_latched[-2]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \ar_sync[10][-4]~294\,
	combout => \ar_sync[10][-3]~295_combout\,
	cout => \ar_sync[10][-3]~296\);

-- Location: FF_X46_Y26_N25
\ar_sync[10][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-3]~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-3]~q\);

-- Location: LCCOMB_X47_Y26_N6
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~feeder_combout\ = \ar_sync[10][-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[10][-3]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~feeder_combout\);

-- Location: FF_X47_Y26_N7
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X47_Y26_N22
\bi_latched[10][-3]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-3]~191_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ & ((\bi_latched[10][-4]~190\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ & (!\bi_latched[10][-4]~190\))
-- \bi_latched[10][-3]~192\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\) # (!\bi_latched[10][-4]~190\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\,
	datad => VCC,
	cin => \bi_latched[10][-4]~190\,
	combout => \bi_latched[10][-3]~191_combout\,
	cout => \bi_latched[10][-3]~192\);

-- Location: FF_X47_Y26_N23
\bi_latched[10][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-3]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-3]~q\);

-- Location: LCCOMB_X45_Y23_N14
\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~26_combout\ = (\bi_latched[10][-3]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\) # (GND))) # (!\bi_latched[10][-3]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\ = CARRY((\bi_latched[10][-3]~q\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[10][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-5]~25\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~26_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\);

-- Location: FF_X45_Y23_N15
\g_radix4_2:2:u_radix4_2|b1i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\);

-- Location: LCCOMB_X44_Y23_N16
\yi_sync[6][-4]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-4]~121_combout\ = (\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\ & (!\yi_sync[6][-5]~120\)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\ & ((\yi_sync[6][-5]~120\) # (GND))))) # 
-- (!\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\ & (\yi_sync[6][-5]~120\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\ & (!\yi_sync[6][-5]~120\))))
-- \yi_sync[6][-4]~122\ = CARRY((\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\ & ((!\yi_sync[6][-5]~120\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\))) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\ & 
-- !\yi_sync[6][-5]~120\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[6][-5]~120\,
	combout => \yi_sync[6][-4]~121_combout\,
	cout => \yi_sync[6][-4]~122\);

-- Location: LCCOMB_X30_Y20_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ = (\ar_sync[11][-3]~q\ & (\ar_sync[11][0]~q\ $ (\ar_sync[11][-1]~q\ $ (!\ar_sync[11][-2]~q\)))) # (!\ar_sync[11][-3]~q\ & ((\ar_sync[11][0]~q\ & (\ar_sync[11][-1]~q\ & 
-- !\ar_sync[11][-2]~q\)) # (!\ar_sync[11][0]~q\ & ((\ar_sync[11][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \ar_sync[11][0]~q\,
	datac => \ar_sync[11][-1]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\);

-- Location: LCCOMB_X30_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~36_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-3]~35\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~36_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\);

-- Location: FF_X30_Y21_N27
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~q\);

-- Location: FF_X43_Y22_N7
\br_latched[11][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-2]~q\);

-- Location: LCCOMB_X40_Y26_N0
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\ = \ar_sync[9][0]~q\ $ (((\ar_sync[9][-2]~q\ & (\ar_sync[9][-3]~q\ & !\ar_sync[9][-1]~q\)) # (!\ar_sync[9][-2]~q\ & ((\ar_sync[9][-1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-3]~q\,
	datab => \ar_sync[9][-2]~q\,
	datac => \ar_sync[9][0]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\);

-- Location: LCCOMB_X40_Y26_N20
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][12]~22_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\);

-- Location: FF_X40_Y26_N21
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X41_Y22_N30
\br_latched[9][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-2]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\,
	combout => \br_latched[9][-2]~feeder_combout\);

-- Location: FF_X41_Y22_N31
\br_latched[9][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-2]~q\);

-- Location: LCCOMB_X43_Y22_N24
\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~30_combout\ = (\br_latched[11][-2]~q\ & ((\br_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\)) # (!\br_latched[9][-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\) # (GND))))) # 
-- (!\br_latched[11][-2]~q\ & ((\br_latched[9][-2]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\ & VCC)) # (!\br_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\))))
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\ = CARRY((\br_latched[11][-2]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\) # (!\br_latched[9][-2]~q\))) # (!\br_latched[11][-2]~q\ & (!\br_latched[9][-2]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-2]~q\,
	datab => \br_latched[9][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-4]~29\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\);

-- Location: FF_X43_Y22_N25
\g_radix4_2:2:u_radix4_2|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~q\);

-- Location: LCCOMB_X46_Y26_N26
\ar_sync[10][-2]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-2]~297_combout\ = ((\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ $ (\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\ $ (\ar_sync[10][-3]~296\)))) # (GND)
-- \ar_sync[10][-2]~298\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ & (\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\ & !\ar_sync[10][-3]~296\)) # (!\g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\ & ((\g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\) # 
-- (!\ar_sync[10][-3]~296\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched[-1]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \ar_sync[10][-3]~296\,
	combout => \ar_sync[10][-2]~297_combout\,
	cout => \ar_sync[10][-2]~298\);

-- Location: FF_X46_Y26_N27
\ar_sync[10][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-2]~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-2]~q\);

-- Location: LCCOMB_X46_Y26_N2
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~feeder_combout\ = \ar_sync[10][-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[10][-2]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~feeder_combout\);

-- Location: FF_X46_Y26_N3
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X47_Y26_N24
\bi_latched[10][-2]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-2]~193_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & (!\bi_latched[10][-3]~192\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & (\bi_latched[10][-3]~192\ $ (GND)))
-- \bi_latched[10][-2]~194\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & !\bi_latched[10][-3]~192\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\,
	datad => VCC,
	cin => \bi_latched[10][-3]~192\,
	combout => \bi_latched[10][-2]~193_combout\,
	cout => \bi_latched[10][-2]~194\);

-- Location: FF_X47_Y26_N25
\bi_latched[10][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-2]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-2]~q\);

-- Location: LCCOMB_X45_Y23_N16
\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~28_combout\ = (\bi_latched[10][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\ & VCC)) # (!\bi_latched[10][-2]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\ $ (GND)))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\ = CARRY((!\bi_latched[10][-2]~q\ & !\g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[10][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-4]~27\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~28_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\);

-- Location: FF_X45_Y23_N17
\g_radix4_2:2:u_radix4_2|b1i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~q\);

-- Location: LCCOMB_X44_Y23_N18
\yi_sync[6][-3]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-3]~123_combout\ = ((\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~q\ $ (\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~q\ $ (\yi_sync[6][-4]~122\)))) # (GND)
-- \yi_sync[6][-3]~124\ = CARRY((\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~q\ & !\yi_sync[6][-4]~122\)) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~q\) # 
-- (!\yi_sync[6][-4]~122\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[6][-4]~122\,
	combout => \yi_sync[6][-3]~123_combout\,
	cout => \yi_sync[6][-3]~124\);

-- Location: LCCOMB_X40_Y26_N26
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\ = (\ar_sync[9][-2]~q\ & ((\ar_sync[9][-1]~q\) # ((\ar_sync[9][-3]~q\ & \ar_sync[9][0]~q\)))) # (!\ar_sync[9][-2]~q\ & (((\ar_sync[9][0]~q\ & \ar_sync[9][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][-3]~q\,
	datab => \ar_sync[9][-2]~q\,
	datac => \ar_sync[9][0]~q\,
	datad => \ar_sync[9][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\);

-- Location: LCCOMB_X40_Y26_N22
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) 
-- # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ 
-- & !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|romout[2][13]~23_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\);

-- Location: FF_X40_Y26_N23
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\);

-- Location: LCCOMB_X41_Y22_N28
\br_latched[9][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][-1]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\,
	combout => \br_latched[9][-1]~feeder_combout\);

-- Location: FF_X41_Y22_N29
\br_latched[9][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][-1]~q\);

-- Location: LCCOMB_X30_Y20_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ = (\ar_sync[11][0]~q\ & (!\ar_sync[11][-1]~q\ & ((!\ar_sync[11][-2]~q\) # (!\ar_sync[11][-3]~q\)))) # (!\ar_sync[11][0]~q\ & ((\ar_sync[11][-1]~q\ & ((!\ar_sync[11][-2]~q\))) # 
-- (!\ar_sync[11][-1]~q\ & ((\ar_sync[11][-3]~q\) # (\ar_sync[11][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \ar_sync[11][0]~q\,
	datac => \ar_sync[11][-1]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X30_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~38_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~39\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-2]~37\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~38_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~39\);

-- Location: FF_X30_Y21_N29
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X37_Y22_N12
\br_latched[11][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][-1]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~q\,
	combout => \br_latched[11][-1]~feeder_combout\);

-- Location: FF_X37_Y22_N13
\br_latched[11][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][-1]~q\);

-- Location: LCCOMB_X43_Y22_N26
\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~32_combout\ = ((\br_latched[9][-1]~q\ $ (\br_latched[11][-1]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\ = CARRY((\br_latched[9][-1]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\) # (!\br_latched[11][-1]~q\))) # (!\br_latched[9][-1]~q\ & (!\br_latched[11][-1]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-1]~q\,
	datab => \br_latched[11][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-3]~31\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\);

-- Location: FF_X43_Y22_N27
\g_radix4_2:2:u_radix4_2|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\);

-- Location: LCCOMB_X46_Y26_N28
\ar_sync[10][-1]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][-1]~299_combout\ = (\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & ((\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & (!\ar_sync[10][-2]~298\)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & ((\ar_sync[10][-2]~298\) # (GND))))) # 
-- (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & ((\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & (\ar_sync[10][-2]~298\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & (!\ar_sync[10][-2]~298\))))
-- \ar_sync[10][-1]~300\ = CARRY((\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & ((!\ar_sync[10][-2]~298\) # (!\g_radix4_1:2:u_radix4_1|b0r_latched\(0)))) # (!\g_radix4_1:2:u_radix4_1|b2r_latched\(0) & (!\g_radix4_1:2:u_radix4_1|b0r_latched\(0) & 
-- !\ar_sync[10][-2]~298\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched\(0),
	datab => \g_radix4_1:2:u_radix4_1|b0r_latched\(0),
	datad => VCC,
	cin => \ar_sync[10][-2]~298\,
	combout => \ar_sync[10][-1]~299_combout\,
	cout => \ar_sync[10][-1]~300\);

-- Location: FF_X46_Y26_N29
\ar_sync[10][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][-1]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][-1]~q\);

-- Location: FF_X46_Y26_N7
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ar_sync[10][-1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\);

-- Location: LCCOMB_X47_Y26_N26
\bi_latched[10][-1]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][-1]~195_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ & ((\bi_latched[10][-2]~194\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ & (!\bi_latched[10][-2]~194\))
-- \bi_latched[10][-1]~196\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\) # (!\bi_latched[10][-2]~194\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \bi_latched[10][-2]~194\,
	combout => \bi_latched[10][-1]~195_combout\,
	cout => \bi_latched[10][-1]~196\);

-- Location: FF_X47_Y26_N27
\bi_latched[10][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][-1]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][-1]~q\);

-- Location: LCCOMB_X45_Y23_N18
\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~30_combout\ = (\bi_latched[10][-1]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\) # (GND))) # (!\bi_latched[10][-1]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\ = CARRY((\bi_latched[10][-1]~q\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[10][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-3]~29\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~30_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\);

-- Location: FF_X45_Y23_N19
\g_radix4_2:2:u_radix4_2|b1i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\);

-- Location: LCCOMB_X44_Y23_N20
\yi_sync[6][-2]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-2]~125_combout\ = (\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\ & (!\yi_sync[6][-3]~124\)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\ & ((\yi_sync[6][-3]~124\) # (GND))))) # 
-- (!\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\ & (\yi_sync[6][-3]~124\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\ & (!\yi_sync[6][-3]~124\))))
-- \yi_sync[6][-2]~126\ = CARRY((\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\ & ((!\yi_sync[6][-3]~124\) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\))) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\ & 
-- !\yi_sync[6][-3]~124\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[6][-3]~124\,
	combout => \yi_sync[6][-2]~125_combout\,
	cout => \yi_sync[6][-2]~126\);

-- Location: LCCOMB_X46_Y26_N30
\ar_sync[10][0]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ar_sync[10][0]~301_combout\ = \g_radix4_1:2:u_radix4_1|b2r_latched\(0) $ (\ar_sync[10][-1]~300\ $ (\g_radix4_1:2:u_radix4_1|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b2r_latched\(0),
	datad => \g_radix4_1:2:u_radix4_1|b0r_latched\(0),
	cin => \ar_sync[10][-1]~300\,
	combout => \ar_sync[10][0]~301_combout\);

-- Location: FF_X46_Y26_N31
\ar_sync[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ar_sync[10][0]~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ar_sync[10][0]~q\);

-- Location: LCCOMB_X47_Y25_N0
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[0]~feeder_combout\ = \ar_sync[10][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ar_sync[10][0]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[0]~feeder_combout\);

-- Location: FF_X47_Y25_N1
\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3\(0));

-- Location: LCCOMB_X47_Y26_N28
\bi_latched[10][0]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[10][0]~197_combout\ = \bi_latched[10][-1]~196\ $ (\g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:2:g_NEDA_block2:2:u_neda|sub_w3\(0),
	cin => \bi_latched[10][-1]~196\,
	combout => \bi_latched[10][0]~197_combout\);

-- Location: FF_X47_Y26_N29
\bi_latched[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[10][0]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[10][0]~q\);

-- Location: LCCOMB_X45_Y23_N20
\g_radix4_2:2:u_radix4_2|b1i_latched[-1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~32_combout\ = (\bi_latched[10][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\ & VCC)) # (!\bi_latched[10][0]~q\ & (\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\ $ (GND)))
-- \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~33\ = CARRY((!\bi_latched[10][0]~q\ & !\g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[10][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-2]~31\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~32_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~33\);

-- Location: FF_X45_Y23_N21
\g_radix4_2:2:u_radix4_2|b1i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~q\);

-- Location: LCCOMB_X29_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][14]~13_combout\ = (!\ar_sync[11][0]~q\ & ((\ar_sync[11][-1]~q\) # ((\ar_sync[11][-3]~q\) # (\ar_sync[11][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-1]~q\,
	datab => \ar_sync[11][-3]~q\,
	datac => \ar_sync[11][0]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][14]~13_combout\);

-- Location: LCCOMB_X30_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[0]~40_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~39\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][14]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][14]~13_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[-1]~39\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[0]~40_combout\);

-- Location: FF_X30_Y21_N31
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0\(0));

-- Location: LCCOMB_X38_Y22_N16
\br_latched[11][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[11][0]~feeder_combout\ = \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w0\(0),
	combout => \br_latched[11][0]~feeder_combout\);

-- Location: FF_X38_Y22_N17
\br_latched[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[11][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[11][0]~q\);

-- Location: LCCOMB_X40_Y26_N24
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\ = \ar_sync[9][0]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[9][0]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\);

-- Location: FF_X40_Y26_N25
\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3\(0));

-- Location: LCCOMB_X41_Y22_N22
\br_latched[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[9][0]~feeder_combout\ = \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3\(0),
	combout => \br_latched[9][0]~feeder_combout\);

-- Location: FF_X41_Y22_N23
\br_latched[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[9][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[9][0]~q\);

-- Location: LCCOMB_X43_Y22_N28
\g_radix4_2:2:u_radix4_2|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~34_combout\ = (\br_latched[11][0]~q\ & ((\br_latched[9][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\)) # (!\br_latched[9][0]~q\ & ((\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\) # (GND))))) # 
-- (!\br_latched[11][0]~q\ & ((\br_latched[9][0]~q\ & (\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\ & VCC)) # (!\br_latched[9][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\))))
-- \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~35\ = CARRY((\br_latched[11][0]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\) # (!\br_latched[9][0]~q\))) # (!\br_latched[11][0]~q\ & (!\br_latched[9][0]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][0]~q\,
	datab => \br_latched[9][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-2]~33\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~35\);

-- Location: FF_X43_Y22_N29
\g_radix4_2:2:u_radix4_2|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~q\);

-- Location: LCCOMB_X44_Y23_N22
\yi_sync[6][-1]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][-1]~127_combout\ = ((\g_radix4_2:2:u_radix4_2|b1i_latched[-1]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-1]~q\ $ (\yi_sync[6][-2]~126\)))) # (GND)
-- \yi_sync[6][-1]~128\ = CARRY((\g_radix4_2:2:u_radix4_2|b1i_latched[-1]~q\ & ((!\yi_sync[6][-2]~126\) # (!\g_radix4_2:2:u_radix4_2|b3r_latched[-1]~q\))) # (!\g_radix4_2:2:u_radix4_2|b1i_latched[-1]~q\ & (!\g_radix4_2:2:u_radix4_2|b3r_latched[-1]~q\ & 
-- !\yi_sync[6][-2]~126\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[6][-2]~126\,
	combout => \yi_sync[6][-1]~127_combout\,
	cout => \yi_sync[6][-1]~128\);

-- Location: LCCOMB_X43_Y22_N30
\g_radix4_2:2:u_radix4_2|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3r_latched[0]~36_combout\ = \br_latched[11][0]~q\ $ (\g_radix4_2:2:u_radix4_2|b3r_latched[-1]~35\ $ (\br_latched[9][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][0]~q\,
	datad => \br_latched[9][0]~q\,
	cin => \g_radix4_2:2:u_radix4_2|b3r_latched[-1]~35\,
	combout => \g_radix4_2:2:u_radix4_2|b3r_latched[0]~36_combout\);

-- Location: FF_X43_Y22_N31
\g_radix4_2:2:u_radix4_2|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3r_latched\(0));

-- Location: LCCOMB_X45_Y23_N22
\g_radix4_2:2:u_radix4_2|b1i_latched[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b1i_latched[0]~34_combout\ = \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~33\ $ (!\bi_latched[10][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \bi_latched[10][0]~q\,
	cin => \g_radix4_2:2:u_radix4_2|b1i_latched[-1]~33\,
	combout => \g_radix4_2:2:u_radix4_2|b1i_latched[0]~34_combout\);

-- Location: FF_X45_Y23_N23
\g_radix4_2:2:u_radix4_2|b1i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b1i_latched[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b1i_latched\(0));

-- Location: LCCOMB_X44_Y23_N24
\yi_sync[6][0]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[6][0]~129_combout\ = \g_radix4_2:2:u_radix4_2|b3r_latched\(0) $ (\yi_sync[6][-1]~128\ $ (!\g_radix4_2:2:u_radix4_2|b1i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_2:2:u_radix4_2|b3r_latched\(0),
	datad => \g_radix4_2:2:u_radix4_2|b1i_latched\(0),
	cin => \yi_sync[6][-1]~128\,
	combout => \yi_sync[6][0]~129_combout\);

-- Location: DSPMULT_X48_Y23_N0
\Mult13|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult13|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult13|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult13|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y23_N2
\Mult13|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult13|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult13|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X41_Y22_N0
\bi_latched[9][-10]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-10]~199_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ $ (GND)))
-- \bi_latched[9][-10]~200\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & !\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	combout => \bi_latched[9][-10]~199_combout\,
	cout => \bi_latched[9][-10]~200\);

-- Location: FF_X41_Y22_N1
\bi_latched[9][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-10]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-10]~q\);

-- Location: LCCOMB_X29_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ = (\ar_sync[11][-9]~q\ & ((\ar_sync[11][-11]~q\ & ((!\ar_sync[11][-10]~q\))) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\)))) # 
-- (!\ar_sync[11][-9]~q\ & ((\ar_sync[11][-11]~q\ & (\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\)) # (!\ar_sync[11][-11]~q\ & ((\ar_sync[11][-8]~q\) # (\ar_sync[11][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-9]~q\,
	datab => \ar_sync[11][-11]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X27_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\ = (\ar_sync[11][-7]~q\ & ((\ar_sync[11][-6]~q\ & ((\ar_sync[11][-5]~q\) # (!\ar_sync[11][-4]~q\))) # (!\ar_sync[11][-6]~q\ & ((\ar_sync[11][-4]~q\) # (!\ar_sync[11][-5]~q\))))) 
-- # (!\ar_sync[11][-7]~q\ & (\ar_sync[11][-5]~q\ $ (((\ar_sync[11][-6]~q\ & \ar_sync[11][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-6]~q\,
	datac => \ar_sync[11][-5]~q\,
	datad => \ar_sync[11][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X27_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2_combout\ = (\ar_sync[11][-8]~q\ & (\ar_sync[11][-10]~q\ $ (((!\ar_sync[11][-11]~q\ & !\ar_sync[11][-9]~q\))))) # (!\ar_sync[11][-8]~q\ & ((\ar_sync[11][-11]~q\ & 
-- ((\ar_sync[11][-9]~q\) # (!\ar_sync[11][-10]~q\))) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-9]~q\ & !\ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-9]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2_combout\);

-- Location: LCCOMB_X34_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]~combout\ = \ar_sync[11][-4]~q\ $ (\ar_sync[11][-6]~q\ $ (((\ar_sync[11][-7]~q\ & \ar_sync[11][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-4]~q\,
	datab => \ar_sync[11][-7]~q\,
	datac => \ar_sync[11][-6]~q\,
	datad => \ar_sync[11][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X29_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4_combout\ = (\ar_sync[11][-9]~q\ & (\ar_sync[11][-11]~q\ $ (((\ar_sync[11][-8]~q\) # (!\ar_sync[11][-10]~q\))))) # (!\ar_sync[11][-9]~q\ & ((\ar_sync[11][-11]~q\ & 
-- (\ar_sync[11][-8]~q\)) # (!\ar_sync[11][-11]~q\ & (!\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-9]~q\,
	datab => \ar_sync[11][-11]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4_combout\);

-- Location: LCCOMB_X29_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3_combout\ = \ar_sync[11][-5]~q\ $ (\ar_sync[11][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[11][-5]~q\,
	datad => \ar_sync[11][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3_combout\);

-- Location: LCCOMB_X27_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][7]~combout\ = (\ar_sync[11][-11]~q\ & ((\ar_sync[11][-9]~q\ & ((\ar_sync[11][-8]~q\) # (\ar_sync[11][-10]~q\))) # (!\ar_sync[11][-9]~q\ & ((!\ar_sync[11][-10]~q\) # 
-- (!\ar_sync[11][-8]~q\))))) # (!\ar_sync[11][-11]~q\ & (\ar_sync[11][-9]~q\ $ (((\ar_sync[11][-8]~q\ & \ar_sync[11][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-11]~q\,
	datab => \ar_sync[11][-9]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X27_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[11][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][7]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X27_Y21_N6
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ & (!\ar_sync[11][-6]~q\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\ar_sync[11][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[0][12]~0_combout\,
	datab => \ar_sync[11][-6]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X27_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][9]~4_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][5]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X27_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][10]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X27_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][11]~1_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X26_Y21_N6
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\ = (\ar_sync[11][-3]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\ar_sync[11][-3]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\ = CARRY((\ar_sync[11][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\);

-- Location: FF_X26_Y21_N7
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\);

-- Location: LCCOMB_X27_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][12]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][12]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y21_N8
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\ = (\ar_sync[11][-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\ & 
-- VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\)))) # (!\ar_sync[11][-2]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\ = CARRY((\ar_sync[11][-2]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\)) # 
-- (!\ar_sync[11][-2]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\);

-- Location: FF_X26_Y21_N9
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\);

-- Location: LCCOMB_X34_Y22_N4
\bi_latched[11][-10]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-10]~201_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\ $ (GND)))
-- \bi_latched[11][-10]~202\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	combout => \bi_latched[11][-10]~201_combout\,
	cout => \bi_latched[11][-10]~202\);

-- Location: FF_X34_Y22_N5
\bi_latched[11][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-10]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-10]~q\);

-- Location: FF_X45_Y22_N1
\bi_latched[11][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-11]~q\);

-- Location: LCCOMB_X45_Y22_N0
\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\ = CARRY((\bi_latched[9][-11]~q\) # (!\bi_latched[11][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-11]~q\,
	datab => \bi_latched[11][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\);

-- Location: LCCOMB_X45_Y22_N2
\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~14_combout\ = (\bi_latched[9][-10]~q\ & ((\bi_latched[11][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\)) # (!\bi_latched[11][-10]~q\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\ & 
-- VCC)))) # (!\bi_latched[9][-10]~q\ & ((\bi_latched[11][-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\) # (GND))) # (!\bi_latched[11][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\))))
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\ = CARRY((\bi_latched[9][-10]~q\ & (\bi_latched[11][-10]~q\ & !\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\)) # (!\bi_latched[9][-10]~q\ & ((\bi_latched[11][-10]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-10]~q\,
	datab => \bi_latched[11][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~13_cout\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~14_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\);

-- Location: FF_X45_Y22_N3
\g_radix4_2:2:u_radix4_2|b3i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~q\);

-- Location: LCCOMB_X49_Y22_N0
\yr_sync[6][-11]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-11]~146_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~q\ $ (VCC))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~q\ & VCC))
-- \yr_sync[6][-11]~147\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datab => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~q\,
	datad => VCC,
	combout => \yr_sync[6][-11]~146_combout\,
	cout => \yr_sync[6][-11]~147\);

-- Location: LCCOMB_X41_Y22_N2
\bi_latched[9][-9]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-9]~203_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ & ((\bi_latched[9][-10]~200\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ & (!\bi_latched[9][-10]~200\))
-- \bi_latched[9][-9]~204\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\) # (!\bi_latched[9][-10]~200\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[9][-10]~200\,
	combout => \bi_latched[9][-9]~203_combout\,
	cout => \bi_latched[9][-9]~204\);

-- Location: FF_X41_Y22_N3
\bi_latched[9][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-9]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-9]~q\);

-- Location: LCCOMB_X29_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\ = \ar_sync[11][-3]~q\ $ (\ar_sync[11][-1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\);

-- Location: LCCOMB_X26_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\ = (\ar_sync[11][-8]~q\ & ((!\ar_sync[11][-9]~q\))) # (!\ar_sync[11][-8]~q\ & (\ar_sync[11][-10]~q\ & \ar_sync[11][-9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[11][-10]~q\,
	datac => \ar_sync[11][-8]~q\,
	datad => \ar_sync[11][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\);

-- Location: LCCOMB_X35_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\ = (\ar_sync[11][-7]~q\ & ((\ar_sync[11][-4]~q\ & ((!\ar_sync[11][-5]~q\))) # (!\ar_sync[11][-4]~q\ & (\ar_sync[11][-6]~q\ & \ar_sync[11][-5]~q\)))) # (!\ar_sync[11][-7]~q\ & 
-- (\ar_sync[11][-5]~q\ $ (((\ar_sync[11][-6]~q\ & !\ar_sync[11][-4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-6]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X27_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[0][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X26_Y21_N10
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][5]~5_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-10]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\);

-- Location: FF_X26_Y21_N11
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X34_Y22_N6
\bi_latched[11][-9]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-9]~205_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ & ((\bi_latched[11][-10]~202\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\ & (!\bi_latched[11][-10]~202\))
-- \bi_latched[11][-9]~206\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\) # (!\bi_latched[11][-10]~202\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[11][-10]~202\,
	combout => \bi_latched[11][-9]~205_combout\,
	cout => \bi_latched[11][-9]~206\);

-- Location: FF_X34_Y22_N7
\bi_latched[11][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-9]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-9]~q\);

-- Location: LCCOMB_X45_Y22_N4
\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~16_combout\ = ((\bi_latched[9][-9]~q\ $ (\bi_latched[11][-9]~q\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\ = CARRY((\bi_latched[9][-9]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\) # (!\bi_latched[11][-9]~q\))) # (!\bi_latched[9][-9]~q\ & (!\bi_latched[11][-9]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-9]~q\,
	datab => \bi_latched[11][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-11]~15\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~16_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\);

-- Location: FF_X45_Y22_N5
\g_radix4_2:2:u_radix4_2|b3i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\);

-- Location: LCCOMB_X49_Y22_N2
\yr_sync[6][-10]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-10]~148_combout\ = (\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (\yr_sync[6][-11]~147\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (!\yr_sync[6][-11]~147\)))) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (!\yr_sync[6][-11]~147\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & ((\yr_sync[6][-11]~147\) # 
-- (GND)))))
-- \yr_sync[6][-10]~149\ = CARRY((\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & !\yr_sync[6][-11]~147\)) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\ & 
-- ((!\yr_sync[6][-11]~147\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \yr_sync[6][-11]~147\,
	combout => \yr_sync[6][-10]~148_combout\,
	cout => \yr_sync[6][-10]~149\);

-- Location: LCCOMB_X41_Y22_N4
\bi_latched[9][-8]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-8]~207_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & (!\bi_latched[9][-9]~204\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & (\bi_latched[9][-9]~204\ $ (GND)))
-- \bi_latched[9][-8]~208\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & !\bi_latched[9][-9]~204\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[9][-9]~204\,
	combout => \bi_latched[9][-8]~207_combout\,
	cout => \bi_latched[9][-8]~208\);

-- Location: FF_X41_Y22_N5
\bi_latched[9][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-8]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-8]~q\);

-- Location: LCCOMB_X26_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\ = \ar_sync[11][0]~q\ $ (\ar_sync[11][-2]~q\ $ (((\ar_sync[11][-3]~q\ & \ar_sync[11][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \ar_sync[11][0]~q\,
	datac => \ar_sync[11][-1]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X29_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\ = (\ar_sync[11][-6]~q\ & ((\ar_sync[11][-5]~q\ & ((\ar_sync[11][-4]~q\) # (\ar_sync[11][-7]~q\))) # (!\ar_sync[11][-5]~q\ & (\ar_sync[11][-4]~q\ & \ar_sync[11][-7]~q\)))) # 
-- (!\ar_sync[11][-6]~q\ & (\ar_sync[11][-4]~q\ $ (((\ar_sync[11][-5]~q\) # (\ar_sync[11][-7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-6]~q\,
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X32_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ = (\ar_sync[11][-8]~q\ & \ar_sync[11][-9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[11][-8]~q\,
	datac => \ar_sync[11][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X27_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\ 
-- & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X26_Y21_N12
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][6]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-9]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\);

-- Location: FF_X26_Y21_N13
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X34_Y22_N8
\bi_latched[11][-8]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-8]~209_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & (!\bi_latched[11][-9]~206\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & (\bi_latched[11][-9]~206\ $ (GND)))
-- \bi_latched[11][-8]~210\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\ & !\bi_latched[11][-9]~206\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[11][-9]~206\,
	combout => \bi_latched[11][-8]~209_combout\,
	cout => \bi_latched[11][-8]~210\);

-- Location: FF_X34_Y22_N9
\bi_latched[11][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-8]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-8]~q\);

-- Location: LCCOMB_X45_Y22_N6
\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~18_combout\ = (\bi_latched[9][-8]~q\ & ((\bi_latched[11][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\)) # (!\bi_latched[11][-8]~q\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\ & VCC)))) # 
-- (!\bi_latched[9][-8]~q\ & ((\bi_latched[11][-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\) # (GND))) # (!\bi_latched[11][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\))))
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\ = CARRY((\bi_latched[9][-8]~q\ & (\bi_latched[11][-8]~q\ & !\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\)) # (!\bi_latched[9][-8]~q\ & ((\bi_latched[11][-8]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-8]~q\,
	datab => \bi_latched[11][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-10]~17\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~18_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\);

-- Location: FF_X45_Y22_N7
\g_radix4_2:2:u_radix4_2|b3i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~q\);

-- Location: LCCOMB_X49_Y22_N4
\yr_sync[6][-9]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-9]~150_combout\ = ((\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\ $ (!\yr_sync[6][-10]~149\)))) # (GND)
-- \yr_sync[6][-9]~151\ = CARRY((\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\) # (!\yr_sync[6][-10]~149\))) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\yr_sync[6][-10]~149\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \yr_sync[6][-10]~149\,
	combout => \yr_sync[6][-9]~150_combout\,
	cout => \yr_sync[6][-9]~151\);

-- Location: LCCOMB_X35_Y21_N0
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\ = (\ar_sync[11][-7]~q\ & ((\ar_sync[11][-6]~q\ & (\ar_sync[11][-4]~q\ & !\ar_sync[11][-5]~q\)) # (!\ar_sync[11][-6]~q\ & ((\ar_sync[11][-5]~q\))))) # (!\ar_sync[11][-7]~q\ & 
-- ((\ar_sync[11][-6]~q\ & ((\ar_sync[11][-4]~q\) # (!\ar_sync[11][-5]~q\))) # (!\ar_sync[11][-6]~q\ & (\ar_sync[11][-4]~q\ & !\ar_sync[11][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-7]~q\,
	datab => \ar_sync[11][-6]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X27_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X26_Y21_N14
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-8]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\);

-- Location: FF_X26_Y21_N15
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\);

-- Location: LCCOMB_X34_Y22_N10
\bi_latched[11][-7]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-7]~213_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ & ((\bi_latched[11][-8]~210\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ & (!\bi_latched[11][-8]~210\))
-- \bi_latched[11][-7]~214\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\) # (!\bi_latched[11][-8]~210\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[11][-8]~210\,
	combout => \bi_latched[11][-7]~213_combout\,
	cout => \bi_latched[11][-7]~214\);

-- Location: FF_X34_Y22_N11
\bi_latched[11][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-7]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-7]~q\);

-- Location: LCCOMB_X41_Y22_N6
\bi_latched[9][-7]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-7]~211_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ & ((\bi_latched[9][-8]~208\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\ & (!\bi_latched[9][-8]~208\))
-- \bi_latched[9][-7]~212\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\) # (!\bi_latched[9][-8]~208\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[9][-8]~208\,
	combout => \bi_latched[9][-7]~211_combout\,
	cout => \bi_latched[9][-7]~212\);

-- Location: FF_X41_Y22_N7
\bi_latched[9][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-7]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-7]~q\);

-- Location: LCCOMB_X45_Y22_N8
\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~20_combout\ = ((\bi_latched[11][-7]~q\ $ (\bi_latched[9][-7]~q\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\ = CARRY((\bi_latched[11][-7]~q\ & (\bi_latched[9][-7]~q\ & !\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\)) # (!\bi_latched[11][-7]~q\ & ((\bi_latched[9][-7]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-7]~q\,
	datab => \bi_latched[9][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-9]~19\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~20_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\);

-- Location: FF_X45_Y22_N9
\g_radix4_2:2:u_radix4_2|b3i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\);

-- Location: LCCOMB_X49_Y22_N6
\yr_sync[6][-8]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-8]~152_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\ & (\yr_sync[6][-9]~151\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\ & 
-- (!\yr_sync[6][-9]~151\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\ & (!\yr_sync[6][-9]~151\)) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\ & 
-- ((\yr_sync[6][-9]~151\) # (GND)))))
-- \yr_sync[6][-8]~153\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\ & !\yr_sync[6][-9]~151\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((!\yr_sync[6][-9]~151\) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datab => \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[6][-9]~151\,
	combout => \yr_sync[6][-8]~152_combout\,
	cout => \yr_sync[6][-8]~153\);

-- Location: LCCOMB_X41_Y22_N8
\bi_latched[9][-6]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-6]~215_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & (!\bi_latched[9][-7]~212\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & (\bi_latched[9][-7]~212\ $ (GND)))
-- \bi_latched[9][-6]~216\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & !\bi_latched[9][-7]~212\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[9][-7]~212\,
	combout => \bi_latched[9][-6]~215_combout\,
	cout => \bi_latched[9][-6]~216\);

-- Location: FF_X41_Y22_N9
\bi_latched[9][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-6]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-6]~q\);

-- Location: LCCOMB_X27_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[1][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X26_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][12]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-7]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\);

-- Location: FF_X26_Y21_N17
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X34_Y22_N12
\bi_latched[11][-6]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-6]~217_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & (!\bi_latched[11][-7]~214\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & (\bi_latched[11][-7]~214\ $ (GND)))
-- \bi_latched[11][-6]~218\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\ & !\bi_latched[11][-7]~214\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[11][-7]~214\,
	combout => \bi_latched[11][-6]~217_combout\,
	cout => \bi_latched[11][-6]~218\);

-- Location: FF_X34_Y22_N13
\bi_latched[11][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-6]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-6]~q\);

-- Location: LCCOMB_X45_Y22_N10
\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~22_combout\ = (\bi_latched[9][-6]~q\ & ((\bi_latched[11][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\)) # (!\bi_latched[11][-6]~q\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\ & VCC)))) # 
-- (!\bi_latched[9][-6]~q\ & ((\bi_latched[11][-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\) # (GND))) # (!\bi_latched[11][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\))))
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\ = CARRY((\bi_latched[9][-6]~q\ & (\bi_latched[11][-6]~q\ & !\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\)) # (!\bi_latched[9][-6]~q\ & ((\bi_latched[11][-6]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-6]~q\,
	datab => \bi_latched[11][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-8]~21\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~22_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\);

-- Location: FF_X45_Y22_N11
\g_radix4_2:2:u_radix4_2|b3i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~q\);

-- Location: LCCOMB_X49_Y22_N8
\yr_sync[6][-7]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-7]~154_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~q\ $ (!\yr_sync[6][-8]~153\)))) # (GND)
-- \yr_sync[6][-7]~155\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~q\) # (!\yr_sync[6][-8]~153\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~q\ & !\yr_sync[6][-8]~153\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datab => \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[6][-8]~153\,
	combout => \yr_sync[6][-7]~154_combout\,
	cout => \yr_sync[6][-7]~155\);

-- Location: LCCOMB_X41_Y22_N10
\bi_latched[9][-5]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-5]~219_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ & ((\bi_latched[9][-6]~216\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ & (!\bi_latched[9][-6]~216\))
-- \bi_latched[9][-5]~220\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\) # (!\bi_latched[9][-6]~216\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[9][-6]~216\,
	combout => \bi_latched[9][-5]~219_combout\,
	cout => \bi_latched[9][-5]~220\);

-- Location: FF_X41_Y22_N11
\bi_latched[9][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-5]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-5]~q\);

-- Location: LCCOMB_X26_Y21_N4
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\ = (\ar_sync[11][-3]~q\ & ((\ar_sync[11][-2]~q\ & ((\ar_sync[11][-1]~q\) # (\ar_sync[11][0]~q\))) # (!\ar_sync[11][-2]~q\ & (\ar_sync[11][-1]~q\ & \ar_sync[11][0]~q\)))) # 
-- (!\ar_sync[11][-3]~q\ & (\ar_sync[11][-1]~q\ $ (((\ar_sync[11][-2]~q\) # (\ar_sync[11][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-3]~q\,
	datab => \ar_sync[11][-2]~q\,
	datac => \ar_sync[11][-1]~q\,
	datad => \ar_sync[11][0]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X29_Y21_N30
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\ = (\ar_sync[11][-5]~q\ & (!\ar_sync[11][-4]~q\ & \ar_sync[11][-6]~q\)) # (!\ar_sync[11][-5]~q\ & (\ar_sync[11][-4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	datad => \ar_sync[11][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\);

-- Location: LCCOMB_X27_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[1][13]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X26_Y21_N18
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-6]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\);

-- Location: FF_X26_Y21_N19
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X34_Y22_N14
\bi_latched[11][-5]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-5]~221_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ & ((\bi_latched[11][-6]~218\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\ & (!\bi_latched[11][-6]~218\))
-- \bi_latched[11][-5]~222\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\) # (!\bi_latched[11][-6]~218\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[11][-6]~218\,
	combout => \bi_latched[11][-5]~221_combout\,
	cout => \bi_latched[11][-5]~222\);

-- Location: FF_X34_Y22_N15
\bi_latched[11][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-5]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-5]~q\);

-- Location: LCCOMB_X45_Y22_N12
\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~24_combout\ = ((\bi_latched[9][-5]~q\ $ (\bi_latched[11][-5]~q\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\ = CARRY((\bi_latched[9][-5]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\) # (!\bi_latched[11][-5]~q\))) # (!\bi_latched[9][-5]~q\ & (!\bi_latched[11][-5]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-5]~q\,
	datab => \bi_latched[11][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-7]~23\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~24_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\);

-- Location: FF_X45_Y22_N13
\g_radix4_2:2:u_radix4_2|b3i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\);

-- Location: LCCOMB_X49_Y22_N10
\yr_sync[6][-6]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-6]~156_combout\ = (\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (\yr_sync[6][-7]~155\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (!\yr_sync[6][-7]~155\)))) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (!\yr_sync[6][-7]~155\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((\yr_sync[6][-7]~155\) # 
-- (GND)))))
-- \yr_sync[6][-6]~157\ = CARRY((\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & !\yr_sync[6][-7]~155\)) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\ & 
-- ((!\yr_sync[6][-7]~155\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \yr_sync[6][-7]~155\,
	combout => \yr_sync[6][-6]~156_combout\,
	cout => \yr_sync[6][-6]~157\);

-- Location: LCCOMB_X32_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\ = (\ar_sync[11][-5]~q\ & \ar_sync[11][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[11][-5]~q\,
	datac => \ar_sync[11][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X27_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|_~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X25_Y21_N16
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ = (\ar_sync[11][0]~q\ & ((\ar_sync[11][-3]~q\ & (\ar_sync[11][-1]~q\ & !\ar_sync[11][-2]~q\)) # (!\ar_sync[11][-3]~q\ & ((\ar_sync[11][-2]~q\))))) # (!\ar_sync[11][0]~q\ & 
-- ((\ar_sync[11][-3]~q\ & ((\ar_sync[11][-1]~q\) # (!\ar_sync[11][-2]~q\))) # (!\ar_sync[11][-3]~q\ & (\ar_sync[11][-1]~q\ & !\ar_sync[11][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][0]~q\,
	datab => \ar_sync[11][-3]~q\,
	datac => \ar_sync[11][-1]~q\,
	datad => \ar_sync[11][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X26_Y21_N20
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-5]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\);

-- Location: FF_X26_Y21_N21
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X34_Y22_N16
\bi_latched[11][-4]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-4]~225_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & (!\bi_latched[11][-5]~222\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & (\bi_latched[11][-5]~222\ $ (GND)))
-- \bi_latched[11][-4]~226\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & !\bi_latched[11][-5]~222\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \bi_latched[11][-5]~222\,
	combout => \bi_latched[11][-4]~225_combout\,
	cout => \bi_latched[11][-4]~226\);

-- Location: FF_X34_Y22_N17
\bi_latched[11][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-4]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-4]~q\);

-- Location: LCCOMB_X41_Y22_N12
\bi_latched[9][-4]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-4]~223_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & (!\bi_latched[9][-5]~220\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & (\bi_latched[9][-5]~220\ $ (GND)))
-- \bi_latched[9][-4]~224\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\ & !\bi_latched[9][-5]~220\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \bi_latched[9][-5]~220\,
	combout => \bi_latched[9][-4]~223_combout\,
	cout => \bi_latched[9][-4]~224\);

-- Location: FF_X41_Y22_N13
\bi_latched[9][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-4]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-4]~q\);

-- Location: LCCOMB_X45_Y22_N14
\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~26_combout\ = (\bi_latched[11][-4]~q\ & ((\bi_latched[9][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\)) # (!\bi_latched[9][-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\) # (GND))))) # 
-- (!\bi_latched[11][-4]~q\ & ((\bi_latched[9][-4]~q\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\ & VCC)) # (!\bi_latched[9][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\))))
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\ = CARRY((\bi_latched[11][-4]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\) # (!\bi_latched[9][-4]~q\))) # (!\bi_latched[11][-4]~q\ & (!\bi_latched[9][-4]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-4]~q\,
	datab => \bi_latched[9][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-6]~25\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~26_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\);

-- Location: FF_X45_Y22_N15
\g_radix4_2:2:u_radix4_2|b3i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~q\);

-- Location: LCCOMB_X49_Y22_N12
\yr_sync[6][-5]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-5]~158_combout\ = ((\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\ $ (!\yr_sync[6][-6]~157\)))) # (GND)
-- \yr_sync[6][-5]~159\ = CARRY((\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\) # (!\yr_sync[6][-6]~157\))) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\yr_sync[6][-6]~157\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \yr_sync[6][-6]~157\,
	combout => \yr_sync[6][-5]~158_combout\,
	cout => \yr_sync[6][-5]~159\);

-- Location: LCCOMB_X27_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X26_Y21_N22
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-4]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\);

-- Location: FF_X26_Y21_N23
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X34_Y22_N18
\bi_latched[11][-3]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-3]~229_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ & ((\bi_latched[11][-4]~226\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ & (!\bi_latched[11][-4]~226\))
-- \bi_latched[11][-3]~230\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\) # (!\bi_latched[11][-4]~226\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\,
	datad => VCC,
	cin => \bi_latched[11][-4]~226\,
	combout => \bi_latched[11][-3]~229_combout\,
	cout => \bi_latched[11][-3]~230\);

-- Location: FF_X34_Y22_N19
\bi_latched[11][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-3]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-3]~q\);

-- Location: LCCOMB_X41_Y22_N14
\bi_latched[9][-3]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-3]~227_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ & ((\bi_latched[9][-4]~224\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\ & (!\bi_latched[9][-4]~224\))
-- \bi_latched[9][-3]~228\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\) # (!\bi_latched[9][-4]~224\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-3]~q\,
	datad => VCC,
	cin => \bi_latched[9][-4]~224\,
	combout => \bi_latched[9][-3]~227_combout\,
	cout => \bi_latched[9][-3]~228\);

-- Location: FF_X41_Y22_N15
\bi_latched[9][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-3]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-3]~q\);

-- Location: LCCOMB_X45_Y22_N16
\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~28_combout\ = ((\bi_latched[11][-3]~q\ $ (\bi_latched[9][-3]~q\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\ = CARRY((\bi_latched[11][-3]~q\ & (\bi_latched[9][-3]~q\ & !\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\)) # (!\bi_latched[11][-3]~q\ & ((\bi_latched[9][-3]~q\) # 
-- (!\g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-3]~q\,
	datab => \bi_latched[9][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-5]~27\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~28_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\);

-- Location: FF_X45_Y22_N17
\g_radix4_2:2:u_radix4_2|b3i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\);

-- Location: LCCOMB_X49_Y22_N14
\yr_sync[6][-4]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-4]~160_combout\ = (\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (\yr_sync[6][-5]~159\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (!\yr_sync[6][-5]~159\)))) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (!\yr_sync[6][-5]~159\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((\yr_sync[6][-5]~159\) # 
-- (GND)))))
-- \yr_sync[6][-4]~161\ = CARRY((\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & !\yr_sync[6][-5]~159\)) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\ & 
-- ((!\yr_sync[6][-5]~159\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datad => VCC,
	cin => \yr_sync[6][-5]~159\,
	combout => \yr_sync[6][-4]~160_combout\,
	cout => \yr_sync[6][-4]~161\);

-- Location: LCCOMB_X26_Y21_N24
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult0|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-3]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\);

-- Location: FF_X26_Y21_N25
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X34_Y22_N20
\bi_latched[11][-2]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-2]~233_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & (!\bi_latched[11][-3]~230\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & (\bi_latched[11][-3]~230\ $ (GND)))
-- \bi_latched[11][-2]~234\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & !\bi_latched[11][-3]~230\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\,
	datad => VCC,
	cin => \bi_latched[11][-3]~230\,
	combout => \bi_latched[11][-2]~233_combout\,
	cout => \bi_latched[11][-2]~234\);

-- Location: FF_X34_Y22_N21
\bi_latched[11][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-2]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-2]~q\);

-- Location: LCCOMB_X41_Y22_N16
\bi_latched[9][-2]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-2]~231_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & (!\bi_latched[9][-3]~228\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & (\bi_latched[9][-3]~228\ $ (GND)))
-- \bi_latched[9][-2]~232\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\ & !\bi_latched[9][-3]~228\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-2]~q\,
	datad => VCC,
	cin => \bi_latched[9][-3]~228\,
	combout => \bi_latched[9][-2]~231_combout\,
	cout => \bi_latched[9][-2]~232\);

-- Location: FF_X41_Y22_N17
\bi_latched[9][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-2]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-2]~q\);

-- Location: LCCOMB_X45_Y22_N18
\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~30_combout\ = (\bi_latched[11][-2]~q\ & ((\bi_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\)) # (!\bi_latched[9][-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\) # (GND))))) # 
-- (!\bi_latched[11][-2]~q\ & ((\bi_latched[9][-2]~q\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\ & VCC)) # (!\bi_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\))))
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\ = CARRY((\bi_latched[11][-2]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\) # (!\bi_latched[9][-2]~q\))) # (!\bi_latched[11][-2]~q\ & (!\bi_latched[9][-2]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-2]~q\,
	datab => \bi_latched[9][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-4]~29\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~30_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\);

-- Location: FF_X45_Y22_N19
\g_radix4_2:2:u_radix4_2|b3i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~q\);

-- Location: LCCOMB_X49_Y22_N16
\yr_sync[6][-3]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-3]~162_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~q\ $ (!\yr_sync[6][-4]~161\)))) # (GND)
-- \yr_sync[6][-3]~163\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~q\) # (!\yr_sync[6][-4]~161\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~q\ & !\yr_sync[6][-4]~161\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[6][-4]~161\,
	combout => \yr_sync[6][-3]~162_combout\,
	cout => \yr_sync[6][-3]~163\);

-- Location: LCCOMB_X41_Y22_N18
\bi_latched[9][-1]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][-1]~235_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ & ((\bi_latched[9][-2]~232\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ & (!\bi_latched[9][-2]~232\))
-- \bi_latched[9][-1]~236\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\) # (!\bi_latched[9][-2]~232\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \bi_latched[9][-2]~232\,
	combout => \bi_latched[9][-1]~235_combout\,
	cout => \bi_latched[9][-1]~236\);

-- Location: FF_X41_Y22_N19
\bi_latched[9][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][-1]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][-1]~q\);

-- Location: LCCOMB_X26_Y21_N2
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\ = (\ar_sync[11][-1]~q\ & ((\ar_sync[11][-2]~q\) # ((\ar_sync[11][0]~q\)))) # (!\ar_sync[11][-1]~q\ & (\ar_sync[11][-2]~q\ & (\ar_sync[11][-3]~q\ & \ar_sync[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[11][-1]~q\,
	datab => \ar_sync[11][-2]~q\,
	datac => \ar_sync[11][-3]~q\,
	datad => \ar_sync[11][0]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\);

-- Location: LCCOMB_X26_Y21_N26
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|romout[2][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-2]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\);

-- Location: FF_X26_Y21_N27
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\);

-- Location: LCCOMB_X34_Y22_N22
\bi_latched[11][-1]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][-1]~237_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ & ((\bi_latched[11][-2]~234\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\ & (!\bi_latched[11][-2]~234\))
-- \bi_latched[11][-1]~238\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\) # (!\bi_latched[11][-2]~234\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \bi_latched[11][-2]~234\,
	combout => \bi_latched[11][-1]~237_combout\,
	cout => \bi_latched[11][-1]~238\);

-- Location: FF_X34_Y22_N23
\bi_latched[11][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][-1]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][-1]~q\);

-- Location: LCCOMB_X45_Y22_N20
\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~32_combout\ = ((\bi_latched[9][-1]~q\ $ (\bi_latched[11][-1]~q\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\ = CARRY((\bi_latched[9][-1]~q\ & ((!\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\) # (!\bi_latched[11][-1]~q\))) # (!\bi_latched[9][-1]~q\ & (!\bi_latched[11][-1]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-1]~q\,
	datab => \bi_latched[11][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-3]~31\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~32_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\);

-- Location: FF_X45_Y22_N21
\g_radix4_2:2:u_radix4_2|b3i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\);

-- Location: LCCOMB_X49_Y22_N18
\yr_sync[6][-2]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-2]~164_combout\ = (\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (\yr_sync[6][-3]~163\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (!\yr_sync[6][-3]~163\)))) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (!\yr_sync[6][-3]~163\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & ((\yr_sync[6][-3]~163\) # 
-- (GND)))))
-- \yr_sync[6][-2]~165\ = CARRY((\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & !\yr_sync[6][-3]~163\)) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\ & 
-- ((!\yr_sync[6][-3]~163\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datad => VCC,
	cin => \yr_sync[6][-3]~163\,
	combout => \yr_sync[6][-2]~164_combout\,
	cout => \yr_sync[6][-2]~165\);

-- Location: LCCOMB_X41_Y22_N20
\bi_latched[9][0]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[9][0]~239_combout\ = \bi_latched[9][-1]~236\ $ (\g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:1:g_NEDA_block2:2:u_neda|sub_w3\(0),
	cin => \bi_latched[9][-1]~236\,
	combout => \bi_latched[9][0]~239_combout\);

-- Location: FF_X41_Y22_N21
\bi_latched[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[9][0]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[9][0]~q\);

-- Location: LCCOMB_X26_Y21_N28
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\ = \ar_sync[11][0]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[11][0]~q\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[-1]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\);

-- Location: FF_X26_Y21_N29
\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3\(0));

-- Location: LCCOMB_X34_Y22_N24
\bi_latched[11][0]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[11][0]~241_combout\ = \bi_latched[11][-1]~238\ $ (\g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:3:g_NEDA_block2:2:u_neda|sub_w3\(0),
	cin => \bi_latched[11][-1]~238\,
	combout => \bi_latched[11][0]~241_combout\);

-- Location: FF_X34_Y22_N25
\bi_latched[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[11][0]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[11][0]~q\);

-- Location: LCCOMB_X45_Y22_N22
\g_radix4_2:2:u_radix4_2|b3i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~34_combout\ = (\bi_latched[9][0]~q\ & ((\bi_latched[11][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\)) # (!\bi_latched[11][0]~q\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\ & VCC)))) # 
-- (!\bi_latched[9][0]~q\ & ((\bi_latched[11][0]~q\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\) # (GND))) # (!\bi_latched[11][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\))))
-- \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~35\ = CARRY((\bi_latched[9][0]~q\ & (\bi_latched[11][0]~q\ & !\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\)) # (!\bi_latched[9][0]~q\ & ((\bi_latched[11][0]~q\) # (!\g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][0]~q\,
	datab => \bi_latched[11][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-2]~33\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~34_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~35\);

-- Location: FF_X45_Y22_N23
\g_radix4_2:2:u_radix4_2|b3i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~q\);

-- Location: LCCOMB_X49_Y22_N20
\yr_sync[6][-1]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][-1]~166_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-1]~q\ $ (!\yr_sync[6][-2]~165\)))) # (GND)
-- \yr_sync[6][-1]~167\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((\g_radix4_2:2:u_radix4_2|b3i_latched[-1]~q\) # (!\yr_sync[6][-2]~165\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (\g_radix4_2:2:u_radix4_2|b3i_latched[-1]~q\ & !\yr_sync[6][-2]~165\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datab => \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[6][-2]~165\,
	combout => \yr_sync[6][-1]~166_combout\,
	cout => \yr_sync[6][-1]~167\);

-- Location: LCCOMB_X45_Y22_N24
\g_radix4_2:2:u_radix4_2|b3i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b3i_latched[0]~36_combout\ = \bi_latched[9][0]~q\ $ (\bi_latched[11][0]~q\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][0]~q\,
	datab => \bi_latched[11][0]~q\,
	cin => \g_radix4_2:2:u_radix4_2|b3i_latched[-1]~35\,
	combout => \g_radix4_2:2:u_radix4_2|b3i_latched[0]~36_combout\);

-- Location: FF_X45_Y22_N25
\g_radix4_2:2:u_radix4_2|b3i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b3i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b3i_latched\(0));

-- Location: LCCOMB_X49_Y22_N22
\yr_sync[6][0]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[6][0]~168_combout\ = \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ $ (\yr_sync[6][-1]~167\ $ (\g_radix4_2:2:u_radix4_2|b3i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datad => \g_radix4_2:2:u_radix4_2|b3i_latched\(0),
	cin => \yr_sync[6][-1]~167\,
	combout => \yr_sync[6][0]~168_combout\);

-- Location: DSPMULT_X48_Y22_N0
\Mult12|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult12|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult12|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult12|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y22_N2
\Mult12|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult12|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult12|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y23_N0
\Add6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = (\yr_sqr[6][-11]\ & (\yi_sqr[6][-11]\ $ (VCC))) # (!\yr_sqr[6][-11]\ & (\yi_sqr[6][-11]\ & VCC))
-- \Add6~1\ = CARRY((\yr_sqr[6][-11]\ & \yi_sqr[6][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[6][-11]\,
	datab => \yi_sqr[6][-11]\,
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X47_Y23_N2
\Add6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (\yi_sqr[6][-10]\ & ((\yr_sqr[6][-10]\ & (\Add6~1\ & VCC)) # (!\yr_sqr[6][-10]\ & (!\Add6~1\)))) # (!\yi_sqr[6][-10]\ & ((\yr_sqr[6][-10]\ & (!\Add6~1\)) # (!\yr_sqr[6][-10]\ & ((\Add6~1\) # (GND)))))
-- \Add6~3\ = CARRY((\yi_sqr[6][-10]\ & (!\yr_sqr[6][-10]\ & !\Add6~1\)) # (!\yi_sqr[6][-10]\ & ((!\Add6~1\) # (!\yr_sqr[6][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][-10]\,
	datab => \yr_sqr[6][-10]\,
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X47_Y23_N4
\Add6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = ((\yi_sqr[6][-9]\ $ (\yr_sqr[6][-9]\ $ (!\Add6~3\)))) # (GND)
-- \Add6~5\ = CARRY((\yi_sqr[6][-9]\ & ((\yr_sqr[6][-9]\) # (!\Add6~3\))) # (!\yi_sqr[6][-9]\ & (\yr_sqr[6][-9]\ & !\Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][-9]\,
	datab => \yr_sqr[6][-9]\,
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X47_Y23_N6
\Add6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (\yr_sqr[6][-8]\ & ((\yi_sqr[6][-8]\ & (\Add6~5\ & VCC)) # (!\yi_sqr[6][-8]\ & (!\Add6~5\)))) # (!\yr_sqr[6][-8]\ & ((\yi_sqr[6][-8]\ & (!\Add6~5\)) # (!\yi_sqr[6][-8]\ & ((\Add6~5\) # (GND)))))
-- \Add6~7\ = CARRY((\yr_sqr[6][-8]\ & (!\yi_sqr[6][-8]\ & !\Add6~5\)) # (!\yr_sqr[6][-8]\ & ((!\Add6~5\) # (!\yi_sqr[6][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[6][-8]\,
	datab => \yi_sqr[6][-8]\,
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X47_Y23_N8
\Add6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~8_combout\ = ((\yr_sqr[6][-7]\ $ (\yi_sqr[6][-7]\ $ (!\Add6~7\)))) # (GND)
-- \Add6~9\ = CARRY((\yr_sqr[6][-7]\ & ((\yi_sqr[6][-7]\) # (!\Add6~7\))) # (!\yr_sqr[6][-7]\ & (\yi_sqr[6][-7]\ & !\Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[6][-7]\,
	datab => \yi_sqr[6][-7]\,
	datad => VCC,
	cin => \Add6~7\,
	combout => \Add6~8_combout\,
	cout => \Add6~9\);

-- Location: LCCOMB_X47_Y23_N10
\Add6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~10_combout\ = (\yi_sqr[6][-6]\ & ((\yr_sqr[6][-6]\ & (\Add6~9\ & VCC)) # (!\yr_sqr[6][-6]\ & (!\Add6~9\)))) # (!\yi_sqr[6][-6]\ & ((\yr_sqr[6][-6]\ & (!\Add6~9\)) # (!\yr_sqr[6][-6]\ & ((\Add6~9\) # (GND)))))
-- \Add6~11\ = CARRY((\yi_sqr[6][-6]\ & (!\yr_sqr[6][-6]\ & !\Add6~9\)) # (!\yi_sqr[6][-6]\ & ((!\Add6~9\) # (!\yr_sqr[6][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][-6]\,
	datab => \yr_sqr[6][-6]\,
	datad => VCC,
	cin => \Add6~9\,
	combout => \Add6~10_combout\,
	cout => \Add6~11\);

-- Location: LCCOMB_X47_Y23_N12
\Add6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~12_combout\ = ((\yr_sqr[6][-5]\ $ (\yi_sqr[6][-5]\ $ (!\Add6~11\)))) # (GND)
-- \Add6~13\ = CARRY((\yr_sqr[6][-5]\ & ((\yi_sqr[6][-5]\) # (!\Add6~11\))) # (!\yr_sqr[6][-5]\ & (\yi_sqr[6][-5]\ & !\Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[6][-5]\,
	datab => \yi_sqr[6][-5]\,
	datad => VCC,
	cin => \Add6~11\,
	combout => \Add6~12_combout\,
	cout => \Add6~13\);

-- Location: LCCOMB_X47_Y23_N14
\Add6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~14_combout\ = (\yr_sqr[6][-4]\ & ((\yi_sqr[6][-4]\ & (\Add6~13\ & VCC)) # (!\yi_sqr[6][-4]\ & (!\Add6~13\)))) # (!\yr_sqr[6][-4]\ & ((\yi_sqr[6][-4]\ & (!\Add6~13\)) # (!\yi_sqr[6][-4]\ & ((\Add6~13\) # (GND)))))
-- \Add6~15\ = CARRY((\yr_sqr[6][-4]\ & (!\yi_sqr[6][-4]\ & !\Add6~13\)) # (!\yr_sqr[6][-4]\ & ((!\Add6~13\) # (!\yi_sqr[6][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[6][-4]\,
	datab => \yi_sqr[6][-4]\,
	datad => VCC,
	cin => \Add6~13\,
	combout => \Add6~14_combout\,
	cout => \Add6~15\);

-- Location: LCCOMB_X47_Y23_N16
\Add6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~16_combout\ = ((\yr_sqr[6][-3]\ $ (\yi_sqr[6][-3]\ $ (!\Add6~15\)))) # (GND)
-- \Add6~17\ = CARRY((\yr_sqr[6][-3]\ & ((\yi_sqr[6][-3]\) # (!\Add6~15\))) # (!\yr_sqr[6][-3]\ & (\yi_sqr[6][-3]\ & !\Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[6][-3]\,
	datab => \yi_sqr[6][-3]\,
	datad => VCC,
	cin => \Add6~15\,
	combout => \Add6~16_combout\,
	cout => \Add6~17\);

-- Location: LCCOMB_X47_Y23_N18
\Add6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~18_combout\ = (\yi_sqr[6][-2]\ & ((\yr_sqr[6][-2]\ & (\Add6~17\ & VCC)) # (!\yr_sqr[6][-2]\ & (!\Add6~17\)))) # (!\yi_sqr[6][-2]\ & ((\yr_sqr[6][-2]\ & (!\Add6~17\)) # (!\yr_sqr[6][-2]\ & ((\Add6~17\) # (GND)))))
-- \Add6~19\ = CARRY((\yi_sqr[6][-2]\ & (!\yr_sqr[6][-2]\ & !\Add6~17\)) # (!\yi_sqr[6][-2]\ & ((!\Add6~17\) # (!\yr_sqr[6][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][-2]\,
	datab => \yr_sqr[6][-2]\,
	datad => VCC,
	cin => \Add6~17\,
	combout => \Add6~18_combout\,
	cout => \Add6~19\);

-- Location: LCCOMB_X47_Y23_N20
\Add6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~20_combout\ = ((\yi_sqr[6][-1]\ $ (\yr_sqr[6][-1]\ $ (!\Add6~19\)))) # (GND)
-- \Add6~21\ = CARRY((\yi_sqr[6][-1]\ & ((\yr_sqr[6][-1]\) # (!\Add6~19\))) # (!\yi_sqr[6][-1]\ & (\yr_sqr[6][-1]\ & !\Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][-1]\,
	datab => \yr_sqr[6][-1]\,
	datad => VCC,
	cin => \Add6~19\,
	combout => \Add6~20_combout\,
	cout => \Add6~21\);

-- Location: LCCOMB_X47_Y23_N22
\Add6~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~22_combout\ = (\yi_sqr[6][0]\ & ((\yr_sqr[6][0]\ & (\Add6~21\ & VCC)) # (!\yr_sqr[6][0]\ & (!\Add6~21\)))) # (!\yi_sqr[6][0]\ & ((\yr_sqr[6][0]\ & (!\Add6~21\)) # (!\yr_sqr[6][0]\ & ((\Add6~21\) # (GND)))))
-- \Add6~23\ = CARRY((\yi_sqr[6][0]\ & (!\yr_sqr[6][0]\ & !\Add6~21\)) # (!\yi_sqr[6][0]\ & ((!\Add6~21\) # (!\yr_sqr[6][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][0]\,
	datab => \yr_sqr[6][0]\,
	datad => VCC,
	cin => \Add6~21\,
	combout => \Add6~22_combout\,
	cout => \Add6~23\);

-- Location: LCCOMB_X47_Y23_N24
\Add6~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add6~24_combout\ = \yi_sqr[6][0]\ $ (\Add6~23\ $ (\yr_sqr[6][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[6][0]\,
	datad => \yr_sqr[6][0]\,
	cin => \Add6~23\,
	combout => \Add6~24_combout\);

-- Location: LCCOMB_X46_Y23_N24
\result~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~11_combout\ = (\Add6~24_combout\ & ((\Add6~0_combout\) # (\Add6~22_combout\))) # (!\Add6~24_combout\ & (\Add6~0_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~24_combout\,
	datac => \Add6~0_combout\,
	datad => \Add6~22_combout\,
	combout => \result~11_combout\);

-- Location: FF_X46_Y23_N25
\z[6][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-11]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N10
\result~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~12_combout\ = (\Add6~2_combout\ & ((\Add6~24_combout\) # (\Add6~22_combout\))) # (!\Add6~2_combout\ & (\Add6~24_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~2_combout\,
	datab => \Add6~24_combout\,
	datad => \Add6~22_combout\,
	combout => \result~12_combout\);

-- Location: FF_X46_Y23_N11
\z[6][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-10]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N0
\result~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~13_combout\ = (\Add6~4_combout\ & ((\Add6~24_combout\) # (\Add6~22_combout\))) # (!\Add6~4_combout\ & (\Add6~24_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~4_combout\,
	datab => \Add6~24_combout\,
	datad => \Add6~22_combout\,
	combout => \result~13_combout\);

-- Location: FF_X46_Y23_N1
\z[6][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-9]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N6
\result~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~14_combout\ = (\Add6~6_combout\ & ((\Add6~24_combout\) # (\Add6~22_combout\))) # (!\Add6~6_combout\ & (\Add6~24_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~6_combout\,
	datab => \Add6~24_combout\,
	datad => \Add6~22_combout\,
	combout => \result~14_combout\);

-- Location: FF_X46_Y23_N7
\z[6][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-8]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N16
\result~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~15_combout\ = (\Add6~24_combout\ & ((\Add6~8_combout\) # (\Add6~22_combout\))) # (!\Add6~24_combout\ & (\Add6~8_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~24_combout\,
	datac => \Add6~8_combout\,
	datad => \Add6~22_combout\,
	combout => \result~15_combout\);

-- Location: FF_X46_Y23_N17
\z[6][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-7]~reg0_q\);

-- Location: LCCOMB_X47_Y23_N30
\result~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~16_combout\ = (\Add6~10_combout\ & ((\Add6~22_combout\) # (\Add6~24_combout\))) # (!\Add6~10_combout\ & (\Add6~22_combout\ & \Add6~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~10_combout\,
	datac => \Add6~22_combout\,
	datad => \Add6~24_combout\,
	combout => \result~16_combout\);

-- Location: FF_X47_Y23_N31
\z[6][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-6]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N22
\result~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~17_combout\ = (\Add6~24_combout\ & ((\Add6~12_combout\) # (\Add6~22_combout\))) # (!\Add6~24_combout\ & (\Add6~12_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~24_combout\,
	datac => \Add6~12_combout\,
	datad => \Add6~22_combout\,
	combout => \result~17_combout\);

-- Location: FF_X46_Y23_N23
\z[6][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-5]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N12
\result~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~18_combout\ = (\Add6~24_combout\ & ((\Add6~14_combout\) # (\Add6~22_combout\))) # (!\Add6~24_combout\ & (\Add6~14_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~24_combout\,
	datac => \Add6~14_combout\,
	datad => \Add6~22_combout\,
	combout => \result~18_combout\);

-- Location: FF_X46_Y23_N13
\z[6][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-4]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N14
\result~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~19_combout\ = (\Add6~24_combout\ & ((\Add6~16_combout\) # (\Add6~22_combout\))) # (!\Add6~24_combout\ & (\Add6~16_combout\ & \Add6~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~24_combout\,
	datac => \Add6~16_combout\,
	datad => \Add6~22_combout\,
	combout => \result~19_combout\);

-- Location: FF_X46_Y23_N15
\z[6][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-3]~reg0_q\);

-- Location: LCCOMB_X47_Y23_N28
\result~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~20_combout\ = (\Add6~18_combout\ & ((\Add6~22_combout\) # (\Add6~24_combout\))) # (!\Add6~18_combout\ & (\Add6~22_combout\ & \Add6~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~18_combout\,
	datac => \Add6~22_combout\,
	datad => \Add6~24_combout\,
	combout => \result~20_combout\);

-- Location: FF_X47_Y23_N29
\z[6][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-2]~reg0_q\);

-- Location: LCCOMB_X47_Y23_N26
\result~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~21_combout\ = (\Add6~20_combout\ & ((\Add6~22_combout\) # (\Add6~24_combout\))) # (!\Add6~20_combout\ & (\Add6~22_combout\ & \Add6~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add6~20_combout\,
	datac => \Add6~22_combout\,
	datad => \Add6~24_combout\,
	combout => \result~21_combout\);

-- Location: FF_X47_Y23_N27
\z[6][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][-1]~reg0_q\);

-- Location: LCCOMB_X46_Y23_N28
\z[6][0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[6][0]~1_combout\ = !\Add6~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add6~24_combout\,
	combout => \z[6][0]~1_combout\);

-- Location: FF_X46_Y23_N29
\z[6][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[6][0]~reg0_q\);

-- Location: FF_X71_Y26_N3
\g_radix4_1:0:u_radix4_1|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~q\);

-- Location: LCCOMB_X62_Y26_N0
\ai_sync[4][-11]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-11]~48_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~q\ & (!\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~q\ & (\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\ $ (GND)))
-- \ai_sync[4][-11]~49\ = CARRY((!\g_radix4_1:0:u_radix4_1|b3r_latched[-11]~q\ & !\g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b3r_latched[-11]~q\,
	datab => \g_radix4_1:0:u_radix4_1|b3r_latched[-10]~q\,
	datad => VCC,
	combout => \ai_sync[4][-11]~48_combout\,
	cout => \ai_sync[4][-11]~49\);

-- Location: LCCOMB_X62_Y26_N2
\ai_sync[4][-10]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-10]~50_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\ & ((\ai_sync[4][-11]~49\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\ & (!\ai_sync[4][-11]~49\))
-- \ai_sync[4][-10]~51\ = CARRY((\g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\) # (!\ai_sync[4][-11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \ai_sync[4][-11]~49\,
	combout => \ai_sync[4][-10]~50_combout\,
	cout => \ai_sync[4][-10]~51\);

-- Location: FF_X62_Y26_N3
\ai_sync[4][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-10]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-10]~q\);

-- Location: LCCOMB_X62_Y26_N24
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~feeder_combout\ = \ai_sync[4][-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-10]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~feeder_combout\);

-- Location: FF_X62_Y26_N25
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\);

-- Location: LCCOMB_X63_Y26_N4
\bi_latched[4][-10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-10]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\,
	combout => \bi_latched[4][-10]~feeder_combout\);

-- Location: FF_X63_Y26_N5
\bi_latched[4][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-10]~q\);

-- Location: FF_X47_Y27_N5
\g_radix4_1:2:u_radix4_1|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~q\);

-- Location: LCCOMB_X62_Y23_N6
\ai_sync[6][-11]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-11]~52_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\ & (!\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~q\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\ & (\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~q\ $ (GND)))
-- \ai_sync[6][-11]~53\ = CARRY((!\g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\ & !\g_radix4_1:2:u_radix4_1|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b3r_latched[-10]~q\,
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched[-11]~q\,
	datad => VCC,
	combout => \ai_sync[6][-11]~52_combout\,
	cout => \ai_sync[6][-11]~53\);

-- Location: LCCOMB_X62_Y23_N8
\ai_sync[6][-10]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-10]~54_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\ & ((\ai_sync[6][-11]~53\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\ & (!\ai_sync[6][-11]~53\))
-- \ai_sync[6][-10]~55\ = CARRY((\g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\) # (!\ai_sync[6][-11]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \ai_sync[6][-11]~53\,
	combout => \ai_sync[6][-10]~54_combout\,
	cout => \ai_sync[6][-10]~55\);

-- Location: LCCOMB_X62_Y23_N10
\ai_sync[6][-9]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-9]~56_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\ & (!\ai_sync[6][-10]~55\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\ & (\ai_sync[6][-10]~55\ $ (GND)))
-- \ai_sync[6][-9]~57\ = CARRY((!\g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\ & !\ai_sync[6][-10]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b3r_latched[-8]~q\,
	datad => VCC,
	cin => \ai_sync[6][-10]~55\,
	combout => \ai_sync[6][-9]~56_combout\,
	cout => \ai_sync[6][-9]~57\);

-- Location: LCCOMB_X62_Y23_N12
\ai_sync[6][-8]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-8]~58_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\ & ((\ai_sync[6][-9]~57\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\ & (!\ai_sync[6][-9]~57\))
-- \ai_sync[6][-8]~59\ = CARRY((\g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\) # (!\ai_sync[6][-9]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched[-7]~q\,
	datad => VCC,
	cin => \ai_sync[6][-9]~57\,
	combout => \ai_sync[6][-8]~58_combout\,
	cout => \ai_sync[6][-8]~59\);

-- Location: LCCOMB_X62_Y23_N14
\ai_sync[6][-7]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-7]~60_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\ & (!\ai_sync[6][-8]~59\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\ & (\ai_sync[6][-8]~59\ $ (GND)))
-- \ai_sync[6][-7]~61\ = CARRY((!\g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\ & !\ai_sync[6][-8]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched[-6]~q\,
	datad => VCC,
	cin => \ai_sync[6][-8]~59\,
	combout => \ai_sync[6][-7]~60_combout\,
	cout => \ai_sync[6][-7]~61\);

-- Location: LCCOMB_X62_Y23_N16
\ai_sync[6][-6]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-6]~62_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\ & ((\ai_sync[6][-7]~61\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\ & (!\ai_sync[6][-7]~61\))
-- \ai_sync[6][-6]~63\ = CARRY((\g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\) # (!\ai_sync[6][-7]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched[-5]~q\,
	datad => VCC,
	cin => \ai_sync[6][-7]~61\,
	combout => \ai_sync[6][-6]~62_combout\,
	cout => \ai_sync[6][-6]~63\);

-- Location: LCCOMB_X62_Y23_N18
\ai_sync[6][-5]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-5]~64_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\ & (!\ai_sync[6][-6]~63\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\ & (\ai_sync[6][-6]~63\ $ (GND)))
-- \ai_sync[6][-5]~65\ = CARRY((!\g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\ & !\ai_sync[6][-6]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \ai_sync[6][-6]~63\,
	combout => \ai_sync[6][-5]~64_combout\,
	cout => \ai_sync[6][-5]~65\);

-- Location: LCCOMB_X62_Y23_N20
\ai_sync[6][-4]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-4]~66_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\ & ((\ai_sync[6][-5]~65\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\ & (!\ai_sync[6][-5]~65\))
-- \ai_sync[6][-4]~67\ = CARRY((\g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\) # (!\ai_sync[6][-5]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \ai_sync[6][-5]~65\,
	combout => \ai_sync[6][-4]~66_combout\,
	cout => \ai_sync[6][-4]~67\);

-- Location: LCCOMB_X62_Y23_N22
\ai_sync[6][-3]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-3]~68_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\ & (!\ai_sync[6][-4]~67\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\ & (\ai_sync[6][-4]~67\ $ (GND)))
-- \ai_sync[6][-3]~69\ = CARRY((!\g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\ & !\ai_sync[6][-4]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \ai_sync[6][-4]~67\,
	combout => \ai_sync[6][-3]~68_combout\,
	cout => \ai_sync[6][-3]~69\);

-- Location: LCCOMB_X62_Y23_N24
\ai_sync[6][-2]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-2]~70_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\ & ((\ai_sync[6][-3]~69\) # (GND))) # (!\g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\ & (!\ai_sync[6][-3]~69\))
-- \ai_sync[6][-2]~71\ = CARRY((\g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\) # (!\ai_sync[6][-3]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:2:u_radix4_1|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \ai_sync[6][-3]~69\,
	combout => \ai_sync[6][-2]~70_combout\,
	cout => \ai_sync[6][-2]~71\);

-- Location: FF_X62_Y23_N25
\ai_sync[6][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-2]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-2]~q\);

-- Location: FF_X62_Y23_N11
\ai_sync[6][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-9]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-9]~q\);

-- Location: FF_X62_Y23_N13
\ai_sync[6][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-8]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-8]~q\);

-- Location: FF_X62_Y23_N9
\ai_sync[6][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-10]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-10]~q\);

-- Location: FF_X62_Y23_N7
\ai_sync[6][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-11]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-11]~q\);

-- Location: LCCOMB_X62_Y23_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ = (\ai_sync[6][-9]~q\ & ((\ai_sync[6][-8]~q\ & (\ai_sync[6][-10]~q\ & \ai_sync[6][-11]~q\)) # (!\ai_sync[6][-8]~q\ & (!\ai_sync[6][-10]~q\)))) # (!\ai_sync[6][-9]~q\ & 
-- ((\ai_sync[6][-8]~q\ & ((\ai_sync[6][-10]~q\) # (\ai_sync[6][-11]~q\))) # (!\ai_sync[6][-8]~q\ & (\ai_sync[6][-10]~q\ & \ai_sync[6][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-9]~q\,
	datab => \ai_sync[6][-8]~q\,
	datac => \ai_sync[6][-10]~q\,
	datad => \ai_sync[6][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\);

-- Location: FF_X62_Y23_N21
\ai_sync[6][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-4]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-4]~q\);

-- Location: FF_X62_Y23_N19
\ai_sync[6][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-5]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-5]~q\);

-- Location: FF_X62_Y23_N15
\ai_sync[6][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-7]~q\);

-- Location: FF_X62_Y23_N17
\ai_sync[6][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-6]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-6]~q\);

-- Location: LCCOMB_X61_Y23_N24
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ = (\ai_sync[6][-4]~q\ & ((\ai_sync[6][-5]~q\ & ((!\ai_sync[6][-6]~q\) # (!\ai_sync[6][-7]~q\))) # (!\ai_sync[6][-5]~q\ & (!\ai_sync[6][-7]~q\ & !\ai_sync[6][-6]~q\)))) # 
-- (!\ai_sync[6][-4]~q\ & (\ai_sync[6][-6]~q\ $ (((!\ai_sync[6][-5]~q\ & \ai_sync[6][-7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\);

-- Location: LCCOMB_X61_Y23_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ = (\ai_sync[6][-11]~q\ & ((\ai_sync[6][-10]~q\ & (!\ai_sync[6][-9]~q\ & \ai_sync[6][-8]~q\)) # (!\ai_sync[6][-10]~q\ & (\ai_sync[6][-9]~q\)))) # (!\ai_sync[6][-11]~q\ & 
-- ((\ai_sync[6][-10]~q\ & ((\ai_sync[6][-8]~q\) # (!\ai_sync[6][-9]~q\))) # (!\ai_sync[6][-10]~q\ & (!\ai_sync[6][-9]~q\ & \ai_sync[6][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-11]~q\,
	datab => \ai_sync[6][-10]~q\,
	datac => \ai_sync[6][-9]~q\,
	datad => \ai_sync[6][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\);

-- Location: LCCOMB_X61_Y23_N22
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ = (\ai_sync[6][-5]~q\ & ((\ai_sync[6][-4]~q\ & ((\ai_sync[6][-7]~q\) # (!\ai_sync[6][-6]~q\))) # (!\ai_sync[6][-4]~q\ & ((\ai_sync[6][-6]~q\) # (!\ai_sync[6][-7]~q\))))) # 
-- (!\ai_sync[6][-5]~q\ & (\ai_sync[6][-7]~q\ $ (((\ai_sync[6][-4]~q\ & \ai_sync[6][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X61_Y23_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3_combout\ = \ai_sync[6][-4]~q\ $ (\ai_sync[6][-6]~q\ $ (((\ai_sync[6][-7]~q\ & \ai_sync[6][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-6]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3_combout\);

-- Location: LCCOMB_X62_Y23_N2
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4_combout\ = (\ai_sync[6][-10]~q\ & ((\ai_sync[6][-11]~q\ & ((\ai_sync[6][-8]~q\) # (\ai_sync[6][-9]~q\))) # (!\ai_sync[6][-11]~q\ & (\ai_sync[6][-8]~q\ & \ai_sync[6][-9]~q\)))) # 
-- (!\ai_sync[6][-10]~q\ & (\ai_sync[6][-8]~q\ $ (((\ai_sync[6][-11]~q\) # (\ai_sync[6][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-11]~q\,
	datab => \ai_sync[6][-10]~q\,
	datac => \ai_sync[6][-8]~q\,
	datad => \ai_sync[6][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4_combout\);

-- Location: LCCOMB_X61_Y23_N12
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5_combout\ = \ai_sync[6][-7]~q\ $ (\ai_sync[6][-5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5_combout\);

-- Location: LCCOMB_X62_Y23_N0
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6_combout\ = (\ai_sync[6][-11]~q\ & ((\ai_sync[6][-8]~q\ & ((!\ai_sync[6][-9]~q\))) # (!\ai_sync[6][-8]~q\ & (\ai_sync[6][-10]~q\ & \ai_sync[6][-9]~q\)))) # (!\ai_sync[6][-11]~q\ & 
-- (\ai_sync[6][-9]~q\ $ (((\ai_sync[6][-10]~q\ & !\ai_sync[6][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-11]~q\,
	datab => \ai_sync[6][-10]~q\,
	datac => \ai_sync[6][-8]~q\,
	datad => \ai_sync[6][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6_combout\);

-- Location: LCCOMB_X61_Y23_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7_combout\ = (\ai_sync[6][-10]~q\ & ((\ai_sync[6][-11]~q\ & (\ai_sync[6][-9]~q\ & !\ai_sync[6][-8]~q\)) # (!\ai_sync[6][-11]~q\ & ((\ai_sync[6][-9]~q\) # (!\ai_sync[6][-8]~q\))))) # 
-- (!\ai_sync[6][-10]~q\ & (\ai_sync[6][-8]~q\ $ (((\ai_sync[6][-11]~q\ & !\ai_sync[6][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-11]~q\,
	datab => \ai_sync[6][-9]~q\,
	datac => \ai_sync[6][-10]~q\,
	datad => \ai_sync[6][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7_combout\);

-- Location: LCCOMB_X62_Y23_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~8_combout\ = (\ai_sync[6][-9]~q\ & ((\ai_sync[6][-10]~q\ & ((\ai_sync[6][-11]~q\) # (!\ai_sync[6][-8]~q\))) # (!\ai_sync[6][-10]~q\ & ((\ai_sync[6][-8]~q\) # (!\ai_sync[6][-11]~q\))))) # 
-- (!\ai_sync[6][-9]~q\ & (\ai_sync[6][-11]~q\ $ (((\ai_sync[6][-10]~q\ & \ai_sync[6][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-9]~q\,
	datab => \ai_sync[6][-10]~q\,
	datac => \ai_sync[6][-8]~q\,
	datad => \ai_sync[6][-11]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~8_combout\);

-- Location: LCCOMB_X60_Y23_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~8_combout\ & \ai_sync[6][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][7]~8_combout\,
	datab => \ai_sync[6][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X60_Y23_N8
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ai_sync[6][-6]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ai_sync[6][-6]~q\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][8]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X60_Y23_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][5]~5_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X60_Y23_N12
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][6]~3_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X60_Y23_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X60_Y23_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~1_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][8]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: FF_X62_Y23_N23
\ai_sync[6][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-3]~q\);

-- Location: LCCOMB_X59_Y23_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~12_combout\ = (\ai_sync[6][-3]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\ai_sync[6][-3]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\ = CARRY((\ai_sync[6][-3]~q\ & \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\);

-- Location: LCCOMB_X59_Y23_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~14_combout\ = (\ai_sync[6][-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\ & 
-- VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\)))) # (!\ai_sync[6][-2]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\ = CARRY((\ai_sync[6][-2]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\)) # 
-- (!\ai_sync[6][-2]~q\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-2]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\);

-- Location: FF_X59_Y23_N7
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\);

-- Location: FF_X59_Y23_N5
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\);

-- Location: LCCOMB_X57_Y26_N4
\bi_latched[6][-11]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-11]~243_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & ((GND) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ $ (GND)))
-- \bi_latched[6][-11]~244\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\,
	datad => VCC,
	combout => \bi_latched[6][-11]~243_combout\,
	cout => \bi_latched[6][-11]~244\);

-- Location: LCCOMB_X57_Y26_N6
\bi_latched[6][-10]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-10]~245_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & (!\bi_latched[6][-11]~244\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (\bi_latched[6][-11]~244\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\bi_latched[6][-11]~244\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (!\bi_latched[6][-11]~244\))))
-- \bi_latched[6][-10]~246\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & !\bi_latched[6][-11]~244\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\) # (!\bi_latched[6][-11]~244\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	cin => \bi_latched[6][-11]~244\,
	combout => \bi_latched[6][-10]~245_combout\,
	cout => \bi_latched[6][-10]~246\);

-- Location: FF_X57_Y26_N7
\bi_latched[6][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-10]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-10]~q\);

-- Location: FF_X62_Y26_N1
\ai_sync[4][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-11]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-11]~q\);

-- Location: LCCOMB_X62_Y26_N30
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~feeder_combout\ = \ai_sync[4][-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-11]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~feeder_combout\);

-- Location: FF_X62_Y26_N31
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\);

-- Location: LCCOMB_X63_Y26_N2
\bi_latched[4][-11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-11]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\,
	combout => \bi_latched[4][-11]~feeder_combout\);

-- Location: FF_X63_Y26_N3
\bi_latched[4][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-11]~q\);

-- Location: FF_X57_Y26_N5
\bi_latched[6][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-11]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-11]~q\);

-- Location: LCCOMB_X60_Y26_N4
\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\ = CARRY((\bi_latched[4][-11]~q\) # (!\bi_latched[6][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][-11]~q\,
	datab => \bi_latched[6][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\);

-- Location: LCCOMB_X60_Y26_N6
\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~14_combout\ = (\bi_latched[4][-10]~q\ & ((\bi_latched[6][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\)) # (!\bi_latched[6][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\ & VCC)))) 
-- # (!\bi_latched[4][-10]~q\ & ((\bi_latched[6][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\) # (GND))) # (!\bi_latched[6][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\))))
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\ = CARRY((\bi_latched[4][-10]~q\ & (\bi_latched[6][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\)) # (!\bi_latched[4][-10]~q\ & ((\bi_latched[6][-10]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][-10]~q\,
	datab => \bi_latched[6][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\);

-- Location: FF_X60_Y26_N7
\g_radix4_2:1:u_radix4_2|b1i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~q\);

-- Location: FF_X38_Y23_N3
\g_radix4_1:3:u_radix4_1|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~q\);

-- Location: LCCOMB_X41_Y15_N0
\ai_sync[7][-11]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-11]~96_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\ & (!\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~q\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\ & (\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~q\ $ (GND)))
-- \ai_sync[7][-11]~97\ = CARRY((!\g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\ & !\g_radix4_1:3:u_radix4_1|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched[-10]~q\,
	datab => \g_radix4_1:3:u_radix4_1|b3r_latched[-11]~q\,
	datad => VCC,
	combout => \ai_sync[7][-11]~96_combout\,
	cout => \ai_sync[7][-11]~97\);

-- Location: LCCOMB_X41_Y15_N2
\ai_sync[7][-10]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-10]~98_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\ & ((\ai_sync[7][-11]~97\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\ & (!\ai_sync[7][-11]~97\))
-- \ai_sync[7][-10]~99\ = CARRY((\g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\) # (!\ai_sync[7][-11]~97\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \ai_sync[7][-11]~97\,
	combout => \ai_sync[7][-10]~98_combout\,
	cout => \ai_sync[7][-10]~99\);

-- Location: LCCOMB_X41_Y15_N4
\ai_sync[7][-9]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-9]~100_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\ & (!\ai_sync[7][-10]~99\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\ & (\ai_sync[7][-10]~99\ $ (GND)))
-- \ai_sync[7][-9]~101\ = CARRY((!\g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\ & !\ai_sync[7][-10]~99\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:3:u_radix4_1|b3r_latched[-8]~q\,
	datad => VCC,
	cin => \ai_sync[7][-10]~99\,
	combout => \ai_sync[7][-9]~100_combout\,
	cout => \ai_sync[7][-9]~101\);

-- Location: LCCOMB_X41_Y15_N6
\ai_sync[7][-8]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-8]~102_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\ & ((\ai_sync[7][-9]~101\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\ & (!\ai_sync[7][-9]~101\))
-- \ai_sync[7][-8]~103\ = CARRY((\g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\) # (!\ai_sync[7][-9]~101\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:3:u_radix4_1|b3r_latched[-7]~q\,
	datad => VCC,
	cin => \ai_sync[7][-9]~101\,
	combout => \ai_sync[7][-8]~102_combout\,
	cout => \ai_sync[7][-8]~103\);

-- Location: LCCOMB_X41_Y15_N8
\ai_sync[7][-7]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-7]~104_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\ & (!\ai_sync[7][-8]~103\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\ & (\ai_sync[7][-8]~103\ $ (GND)))
-- \ai_sync[7][-7]~105\ = CARRY((!\g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\ & !\ai_sync[7][-8]~103\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched[-6]~q\,
	datad => VCC,
	cin => \ai_sync[7][-8]~103\,
	combout => \ai_sync[7][-7]~104_combout\,
	cout => \ai_sync[7][-7]~105\);

-- Location: LCCOMB_X41_Y15_N10
\ai_sync[7][-6]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-6]~106_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\ & ((\ai_sync[7][-7]~105\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\ & (!\ai_sync[7][-7]~105\))
-- \ai_sync[7][-6]~107\ = CARRY((\g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\) # (!\ai_sync[7][-7]~105\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:3:u_radix4_1|b3r_latched[-5]~q\,
	datad => VCC,
	cin => \ai_sync[7][-7]~105\,
	combout => \ai_sync[7][-6]~106_combout\,
	cout => \ai_sync[7][-6]~107\);

-- Location: LCCOMB_X41_Y15_N12
\ai_sync[7][-5]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-5]~108_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\ & (!\ai_sync[7][-6]~107\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\ & (\ai_sync[7][-6]~107\ $ (GND)))
-- \ai_sync[7][-5]~109\ = CARRY((!\g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\ & !\ai_sync[7][-6]~107\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \ai_sync[7][-6]~107\,
	combout => \ai_sync[7][-5]~108_combout\,
	cout => \ai_sync[7][-5]~109\);

-- Location: LCCOMB_X41_Y15_N14
\ai_sync[7][-4]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-4]~110_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\ & ((\ai_sync[7][-5]~109\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\ & (!\ai_sync[7][-5]~109\))
-- \ai_sync[7][-4]~111\ = CARRY((\g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\) # (!\ai_sync[7][-5]~109\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:3:u_radix4_1|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \ai_sync[7][-5]~109\,
	combout => \ai_sync[7][-4]~110_combout\,
	cout => \ai_sync[7][-4]~111\);

-- Location: LCCOMB_X41_Y15_N16
\ai_sync[7][-3]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-3]~112_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\ & (!\ai_sync[7][-4]~111\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\ & (\ai_sync[7][-4]~111\ $ (GND)))
-- \ai_sync[7][-3]~113\ = CARRY((!\g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\ & !\ai_sync[7][-4]~111\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \ai_sync[7][-4]~111\,
	combout => \ai_sync[7][-3]~112_combout\,
	cout => \ai_sync[7][-3]~113\);

-- Location: LCCOMB_X41_Y15_N18
\ai_sync[7][-2]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-2]~114_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\ & ((\ai_sync[7][-3]~113\) # (GND))) # (!\g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\ & (!\ai_sync[7][-3]~113\))
-- \ai_sync[7][-2]~115\ = CARRY((\g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\) # (!\ai_sync[7][-3]~113\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \ai_sync[7][-3]~113\,
	combout => \ai_sync[7][-2]~114_combout\,
	cout => \ai_sync[7][-2]~115\);

-- Location: LCCOMB_X41_Y15_N20
\ai_sync[7][-1]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][-1]~116_combout\ = (\g_radix4_1:3:u_radix4_1|b3r_latched\(0) & (!\ai_sync[7][-2]~115\ & VCC)) # (!\g_radix4_1:3:u_radix4_1|b3r_latched\(0) & (\ai_sync[7][-2]~115\ $ (GND)))
-- \ai_sync[7][-1]~117\ = CARRY((!\g_radix4_1:3:u_radix4_1|b3r_latched\(0) & !\ai_sync[7][-2]~115\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched\(0),
	datad => VCC,
	cin => \ai_sync[7][-2]~115\,
	combout => \ai_sync[7][-1]~116_combout\,
	cout => \ai_sync[7][-1]~117\);

-- Location: FF_X41_Y15_N21
\ai_sync[7][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-1]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-1]~q\);

-- Location: FF_X41_Y15_N13
\ai_sync[7][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-5]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-5]~q\);

-- Location: FF_X41_Y15_N9
\ai_sync[7][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-7]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-7]~q\);

-- Location: FF_X41_Y15_N15
\ai_sync[7][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-4]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-4]~q\);

-- Location: FF_X41_Y15_N11
\ai_sync[7][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-6]~q\);

-- Location: LCCOMB_X40_Y15_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\ = (\ai_sync[7][-5]~q\ & ((\ai_sync[7][-7]~q\ & (!\ai_sync[7][-4]~q\ & \ai_sync[7][-6]~q\)) # (!\ai_sync[7][-7]~q\ & (\ai_sync[7][-4]~q\ $ (!\ai_sync[7][-6]~q\))))) # 
-- (!\ai_sync[7][-5]~q\ & (\ai_sync[7][-4]~q\ $ (((\ai_sync[7][-7]~q\ & !\ai_sync[7][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\);

-- Location: FF_X41_Y15_N7
\ai_sync[7][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-8]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-8]~q\);

-- Location: FF_X41_Y15_N1
\ai_sync[7][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-11]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-11]~q\);

-- Location: FF_X41_Y15_N3
\ai_sync[7][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-10]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-10]~q\);

-- Location: FF_X41_Y15_N5
\ai_sync[7][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-9]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-9]~q\);

-- Location: LCCOMB_X40_Y15_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ = (\ai_sync[7][-11]~q\ & (((\ai_sync[7][-8]~q\ & \ai_sync[7][-9]~q\)) # (!\ai_sync[7][-10]~q\))) # (!\ai_sync[7][-11]~q\ & ((\ai_sync[7][-10]~q\) # ((!\ai_sync[7][-8]~q\ & 
-- !\ai_sync[7][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-8]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-10]~q\,
	datad => \ai_sync[7][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X40_Y15_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\ = \ai_sync[7][-5]~q\ $ (((\ai_sync[7][-7]~q\ & (\ai_sync[7][-4]~q\ & !\ai_sync[7][-6]~q\)) # (!\ai_sync[7][-7]~q\ & ((\ai_sync[7][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X39_Y15_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ = (\ai_sync[7][-9]~q\ & (\ai_sync[7][-11]~q\ $ (((!\ai_sync[7][-8]~q\) # (!\ai_sync[7][-10]~q\))))) # (!\ai_sync[7][-9]~q\ & (!\ai_sync[7][-11]~q\ & ((\ai_sync[7][-10]~q\) # 
-- (\ai_sync[7][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-9]~q\,
	datab => \ai_sync[7][-10]~q\,
	datac => \ai_sync[7][-11]~q\,
	datad => \ai_sync[7][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X40_Y15_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ = \ai_sync[7][-6]~q\ $ (((\ai_sync[7][-7]~q\ & !\ai_sync[7][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\);

-- Location: LCCOMB_X40_Y15_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\ = (\ai_sync[7][-9]~q\ & ((\ai_sync[7][-10]~q\ & ((\ai_sync[7][-8]~q\) # (!\ai_sync[7][-11]~q\))) # (!\ai_sync[7][-10]~q\ & ((!\ai_sync[7][-8]~q\))))) # (!\ai_sync[7][-9]~q\ & 
-- (!\ai_sync[7][-8]~q\ & ((\ai_sync[7][-11]~q\) # (\ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-9]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-10]~q\,
	datad => \ai_sync[7][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\);

-- Location: LCCOMB_X40_Y15_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ = (\ai_sync[7][-9]~q\ & (\ai_sync[7][-10]~q\ & ((\ai_sync[7][-11]~q\) # (\ai_sync[7][-8]~q\)))) # (!\ai_sync[7][-9]~q\ & ((\ai_sync[7][-10]~q\ & ((!\ai_sync[7][-8]~q\))) # 
-- (!\ai_sync[7][-10]~q\ & ((\ai_sync[7][-11]~q\) # (\ai_sync[7][-8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-9]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-10]~q\,
	datad => \ai_sync[7][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5_combout\);

-- Location: LCCOMB_X40_Y15_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ = \ai_sync[7][-7]~q\ $ (\ai_sync[7][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4_combout\);

-- Location: LCCOMB_X40_Y15_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6_combout\ = (\ai_sync[7][-11]~q\ & ((\ai_sync[7][-8]~q\ & (\ai_sync[7][-10]~q\ & !\ai_sync[7][-9]~q\)) # (!\ai_sync[7][-8]~q\ & (\ai_sync[7][-10]~q\ $ (!\ai_sync[7][-9]~q\))))) # 
-- (!\ai_sync[7][-11]~q\ & (\ai_sync[7][-8]~q\ $ (((!\ai_sync[7][-10]~q\ & \ai_sync[7][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-8]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-10]~q\,
	datad => \ai_sync[7][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6_combout\);

-- Location: LCCOMB_X40_Y15_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\ = \ai_sync[7][-9]~q\ $ (((\ai_sync[7][-11]~q\ & (!\ai_sync[7][-10]~q\ & \ai_sync[7][-8]~q\)) # (!\ai_sync[7][-11]~q\ & (\ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-9]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-10]~q\,
	datad => \ai_sync[7][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X39_Y15_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][6]~7_combout\ = \ai_sync[7][-10]~q\ $ (((\ai_sync[7][-11]~q\ & !\ai_sync[7][-8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-10]~q\,
	datac => \ai_sync[7][-11]~q\,
	datad => \ai_sync[7][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][6]~7_combout\);

-- Location: LCCOMB_X39_Y15_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][6]~7_combout\ & \ai_sync[7][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][6]~7_combout\,
	datab => \ai_sync[7][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X39_Y15_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\ai_sync[7][-6]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\ai_sync[7][-6]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-6]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X39_Y15_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\ai_sync[7][-5]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\ai_sync[7][-5]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][8]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X39_Y15_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~5_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X39_Y15_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][6]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X39_Y15_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X39_Y15_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: FF_X41_Y15_N19
\ai_sync[7][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-2]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-2]~q\);

-- Location: FF_X41_Y15_N17
\ai_sync[7][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][-3]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][-3]~q\);

-- Location: LCCOMB_X38_Y15_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\ = CARRY((\ai_sync[7][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\);

-- Location: LCCOMB_X38_Y15_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~14_combout\ = (\ai_sync[7][-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\)))) # 
-- (!\ai_sync[7][-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\ = CARRY((\ai_sync[7][-2]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\)) # (!\ai_sync[7][-2]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\);

-- Location: LCCOMB_X38_Y15_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~16_combout\ = ((\ai_sync[7][-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\ = CARRY((\ai_sync[7][-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\))) 
-- # (!\ai_sync[7][-1]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\);

-- Location: FF_X38_Y15_N5
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\);

-- Location: LCCOMB_X63_Y19_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\ = (\ar_sync[15][-9]~q\ & (\ar_sync[15][-10]~q\ & ((!\ar_sync[15][-8]~q\)))) # (!\ar_sync[15][-9]~q\ & (\ar_sync[15][-8]~q\ & ((!\ar_sync[15][-11]~q\) # 
-- (!\ar_sync[15][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-9]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X62_Y19_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ = \ar_sync[15][-8]~q\ $ (((\ar_sync[15][-10]~q\ & (\ar_sync[15][-11]~q\ & !\ar_sync[15][-9]~q\)) # (!\ar_sync[15][-10]~q\ & ((\ar_sync[15][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\);

-- Location: LCCOMB_X61_Y17_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ = (\ar_sync[15][-4]~q\ & ((\ar_sync[15][-6]~q\) # ((\ar_sync[15][-7]~q\) # (\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-4]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\);

-- Location: LCCOMB_X61_Y17_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ = (\ar_sync[15][-6]~q\ & (((\ar_sync[15][-5]~q\)))) # (!\ar_sync[15][-6]~q\ & ((\ar_sync[15][-7]~q\ & ((\ar_sync[15][-5]~q\))) # (!\ar_sync[15][-7]~q\ & (\ar_sync[15][-4]~q\ 
-- & !\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\);

-- Location: LCCOMB_X63_Y17_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ = \ar_sync[15][-9]~q\ $ (((!\ar_sync[15][-11]~q\ & \ar_sync[15][-10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datac => \ar_sync[15][-10]~q\,
	datad => \ar_sync[15][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X62_Y17_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ = \ar_sync[15][-11]~q\ $ (\ar_sync[15][-10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\);

-- Location: LCCOMB_X62_Y19_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\ = (\ar_sync[15][-8]~q\ & ((\ar_sync[15][-11]~q\) # ((\ar_sync[15][-10]~q\) # (\ar_sync[15][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\);

-- Location: LCCOMB_X62_Y19_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ = (\ar_sync[15][-11]~q\ & (((\ar_sync[15][-9]~q\)))) # (!\ar_sync[15][-11]~q\ & ((\ar_sync[15][-9]~q\ & ((\ar_sync[15][-10]~q\))) # (!\ar_sync[15][-9]~q\ & 
-- (\ar_sync[15][-8]~q\ & !\ar_sync[15][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\);

-- Location: LCCOMB_X62_Y17_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[15][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][8]~1_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X62_Y17_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[0][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X62_Y17_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][13]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X62_Y17_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[1][14]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X62_Y17_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ $ (\ar_sync[15][-11]~q\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ & ((\ar_sync[15][-11]~q\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\ & (\ar_sync[15][-11]~q\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][8]~0_combout\,
	datab => \ar_sync[15][-11]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X62_Y17_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][9]~3_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult3|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X62_Y17_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X62_Y17_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][11]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X62_Y17_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\ar_sync[15][-7]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\ar_sync[15][-7]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\ar_sync[15][-7]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X63_Y17_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ar_sync[15][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ar_sync[15][-3]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12_cout\);

-- Location: LCCOMB_X63_Y17_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\ 
-- & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][3]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~12_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_cout\);

-- Location: LCCOMB_X63_Y17_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~14_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\);

-- Location: LCCOMB_X63_Y17_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~17_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\)) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~16_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~17_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\);

-- Location: LCCOMB_X63_Y17_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~19_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~18\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~19_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\);

-- Location: FF_X63_Y17_N11
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\);

-- Location: FF_X63_Y17_N9
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\);

-- Location: FF_X38_Y15_N3
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\);

-- Location: LCCOMB_X55_Y15_N8
\br_latched[7][-11]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-11]~148_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ $ (VCC))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ & VCC))
-- \br_latched[7][-11]~149\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ & \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\,
	datad => VCC,
	combout => \br_latched[7][-11]~148_combout\,
	cout => \br_latched[7][-11]~149\);

-- Location: LCCOMB_X55_Y15_N10
\br_latched[7][-10]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-10]~150_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & (\br_latched[7][-11]~149\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & 
-- (!\br_latched[7][-11]~149\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & (!\br_latched[7][-11]~149\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & 
-- ((\br_latched[7][-11]~149\) # (GND)))))
-- \br_latched[7][-10]~151\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & !\br_latched[7][-11]~149\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & 
-- ((!\br_latched[7][-11]~149\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\,
	datad => VCC,
	cin => \br_latched[7][-11]~149\,
	combout => \br_latched[7][-10]~150_combout\,
	cout => \br_latched[7][-10]~151\);

-- Location: FF_X55_Y15_N11
\br_latched[7][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-10]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-10]~q\);

-- Location: FF_X43_Y31_N5
\g_radix4_1:1:u_radix4_1|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~q\);

-- Location: LCCOMB_X51_Y31_N4
\ai_sync[5][-11]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-11]~72_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\ & (!\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~q\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\ & (\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~q\ $ (GND)))
-- \ai_sync[5][-11]~73\ = CARRY((!\g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\ & !\g_radix4_1:1:u_radix4_1|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-10]~q\,
	datab => \g_radix4_1:1:u_radix4_1|b3r_latched[-11]~q\,
	datad => VCC,
	combout => \ai_sync[5][-11]~72_combout\,
	cout => \ai_sync[5][-11]~73\);

-- Location: LCCOMB_X51_Y31_N6
\ai_sync[5][-10]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-10]~74_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\ & ((\ai_sync[5][-11]~73\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\ & (!\ai_sync[5][-11]~73\))
-- \ai_sync[5][-10]~75\ = CARRY((\g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\) # (!\ai_sync[5][-11]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \ai_sync[5][-11]~73\,
	combout => \ai_sync[5][-10]~74_combout\,
	cout => \ai_sync[5][-10]~75\);

-- Location: LCCOMB_X51_Y31_N8
\ai_sync[5][-9]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-9]~76_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\ & (!\ai_sync[5][-10]~75\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\ & (\ai_sync[5][-10]~75\ $ (GND)))
-- \ai_sync[5][-9]~77\ = CARRY((!\g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\ & !\ai_sync[5][-10]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-8]~q\,
	datad => VCC,
	cin => \ai_sync[5][-10]~75\,
	combout => \ai_sync[5][-9]~76_combout\,
	cout => \ai_sync[5][-9]~77\);

-- Location: LCCOMB_X51_Y31_N10
\ai_sync[5][-8]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-8]~78_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\ & ((\ai_sync[5][-9]~77\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\ & (!\ai_sync[5][-9]~77\))
-- \ai_sync[5][-8]~79\ = CARRY((\g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\) # (!\ai_sync[5][-9]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-7]~q\,
	datad => VCC,
	cin => \ai_sync[5][-9]~77\,
	combout => \ai_sync[5][-8]~78_combout\,
	cout => \ai_sync[5][-8]~79\);

-- Location: LCCOMB_X51_Y31_N12
\ai_sync[5][-7]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-7]~80_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\ & (!\ai_sync[5][-8]~79\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\ & (\ai_sync[5][-8]~79\ $ (GND)))
-- \ai_sync[5][-7]~81\ = CARRY((!\g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\ & !\ai_sync[5][-8]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:1:u_radix4_1|b3r_latched[-6]~q\,
	datad => VCC,
	cin => \ai_sync[5][-8]~79\,
	combout => \ai_sync[5][-7]~80_combout\,
	cout => \ai_sync[5][-7]~81\);

-- Location: LCCOMB_X51_Y31_N14
\ai_sync[5][-6]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-6]~82_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\ & ((\ai_sync[5][-7]~81\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\ & (!\ai_sync[5][-7]~81\))
-- \ai_sync[5][-6]~83\ = CARRY((\g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\) # (!\ai_sync[5][-7]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-5]~q\,
	datad => VCC,
	cin => \ai_sync[5][-7]~81\,
	combout => \ai_sync[5][-6]~82_combout\,
	cout => \ai_sync[5][-6]~83\);

-- Location: LCCOMB_X51_Y31_N16
\ai_sync[5][-5]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-5]~84_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\ & (!\ai_sync[5][-6]~83\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\ & (\ai_sync[5][-6]~83\ $ (GND)))
-- \ai_sync[5][-5]~85\ = CARRY((!\g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\ & !\ai_sync[5][-6]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \ai_sync[5][-6]~83\,
	combout => \ai_sync[5][-5]~84_combout\,
	cout => \ai_sync[5][-5]~85\);

-- Location: LCCOMB_X51_Y31_N18
\ai_sync[5][-4]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-4]~86_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\ & ((\ai_sync[5][-5]~85\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\ & (!\ai_sync[5][-5]~85\))
-- \ai_sync[5][-4]~87\ = CARRY((\g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\) # (!\ai_sync[5][-5]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \ai_sync[5][-5]~85\,
	combout => \ai_sync[5][-4]~86_combout\,
	cout => \ai_sync[5][-4]~87\);

-- Location: LCCOMB_X51_Y31_N20
\ai_sync[5][-3]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-3]~88_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\ & (!\ai_sync[5][-4]~87\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\ & (\ai_sync[5][-4]~87\ $ (GND)))
-- \ai_sync[5][-3]~89\ = CARRY((!\g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\ & !\ai_sync[5][-4]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:1:u_radix4_1|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \ai_sync[5][-4]~87\,
	combout => \ai_sync[5][-3]~88_combout\,
	cout => \ai_sync[5][-3]~89\);

-- Location: LCCOMB_X51_Y31_N22
\ai_sync[5][-2]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-2]~90_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\ & ((\ai_sync[5][-3]~89\) # (GND))) # (!\g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\ & (!\ai_sync[5][-3]~89\))
-- \ai_sync[5][-2]~91\ = CARRY((\g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\) # (!\ai_sync[5][-3]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:1:u_radix4_1|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \ai_sync[5][-3]~89\,
	combout => \ai_sync[5][-2]~90_combout\,
	cout => \ai_sync[5][-2]~91\);

-- Location: FF_X51_Y31_N23
\ai_sync[5][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-2]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-2]~q\);

-- Location: LCCOMB_X51_Y31_N24
\ai_sync[5][-1]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][-1]~92_combout\ = (\g_radix4_1:1:u_radix4_1|b3r_latched\(0) & (!\ai_sync[5][-2]~91\ & VCC)) # (!\g_radix4_1:1:u_radix4_1|b3r_latched\(0) & (\ai_sync[5][-2]~91\ $ (GND)))
-- \ai_sync[5][-1]~93\ = CARRY((!\g_radix4_1:1:u_radix4_1|b3r_latched\(0) & !\ai_sync[5][-2]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched\(0),
	datad => VCC,
	cin => \ai_sync[5][-2]~91\,
	combout => \ai_sync[5][-1]~92_combout\,
	cout => \ai_sync[5][-1]~93\);

-- Location: FF_X51_Y31_N25
\ai_sync[5][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-1]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-1]~q\);

-- Location: LCCOMB_X51_Y31_N26
\ai_sync[5][0]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[5][0]~94_combout\ = \g_radix4_1:1:u_radix4_1|b3r_latched\(0) $ (!\ai_sync[5][-1]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:1:u_radix4_1|b3r_latched\(0),
	cin => \ai_sync[5][-1]~93\,
	combout => \ai_sync[5][0]~94_combout\);

-- Location: FF_X51_Y31_N27
\ai_sync[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][0]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][0]~q\);

-- Location: FF_X51_Y31_N21
\ai_sync[5][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-3]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-3]~q\);

-- Location: LCCOMB_X52_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ = (\ai_sync[5][0]~q\ & (((\ai_sync[5][-3]~q\)))) # (!\ai_sync[5][0]~q\ & (!\ai_sync[5][-3]~q\ & ((\ai_sync[5][-2]~q\) # (\ai_sync[5][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-2]~q\,
	datab => \ai_sync[5][-1]~q\,
	datac => \ai_sync[5][0]~q\,
	datad => \ai_sync[5][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\);

-- Location: FF_X51_Y31_N11
\ai_sync[5][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-8]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-8]~q\);

-- Location: FF_X51_Y31_N5
\ai_sync[5][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-11]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-11]~q\);

-- Location: FF_X51_Y31_N7
\ai_sync[5][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-10]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-10]~q\);

-- Location: FF_X51_Y31_N9
\ai_sync[5][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-9]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-9]~q\);

-- Location: LCCOMB_X52_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\ = (\ai_sync[5][-8]~q\ & (!\ai_sync[5][-9]~q\ & ((!\ai_sync[5][-10]~q\) # (!\ai_sync[5][-11]~q\)))) # (!\ai_sync[5][-8]~q\ & (((\ai_sync[5][-10]~q\ & \ai_sync[5][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-11]~q\,
	datac => \ai_sync[5][-10]~q\,
	datad => \ai_sync[5][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\);

-- Location: FF_X51_Y31_N13
\ai_sync[5][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-7]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-7]~q\);

-- Location: FF_X51_Y31_N19
\ai_sync[5][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-4]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-4]~q\);

-- Location: FF_X51_Y31_N17
\ai_sync[5][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-5]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-5]~q\);

-- Location: FF_X51_Y31_N15
\ai_sync[5][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[5][-6]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[5][-6]~q\);

-- Location: LCCOMB_X56_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ = (\ai_sync[5][-4]~q\ & ((\ai_sync[5][-7]~q\) # ((\ai_sync[5][-5]~q\) # (\ai_sync[5][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\);

-- Location: LCCOMB_X52_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ = \ai_sync[5][-8]~q\ $ (((\ai_sync[5][-10]~q\ & (\ai_sync[5][-11]~q\ & !\ai_sync[5][-9]~q\)) # (!\ai_sync[5][-10]~q\ & ((\ai_sync[5][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-10]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X56_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ = (\ai_sync[5][-6]~q\ & (\ai_sync[5][-5]~q\)) # (!\ai_sync[5][-6]~q\ & ((\ai_sync[5][-5]~q\ & (\ai_sync[5][-7]~q\)) # (!\ai_sync[5][-5]~q\ & (!\ai_sync[5][-7]~q\ & 
-- \ai_sync[5][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-5]~q\,
	datac => \ai_sync[5][-7]~q\,
	datad => \ai_sync[5][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X56_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\ = \ai_sync[5][-9]~q\ $ (((\ai_sync[5][-10]~q\ & !\ai_sync[5][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-10]~q\,
	datac => \ai_sync[5][-9]~q\,
	datad => \ai_sync[5][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X52_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\ = \ai_sync[5][-10]~q\ $ (\ai_sync[5][-11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[5][-10]~q\,
	datac => \ai_sync[5][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\);

-- Location: LCCOMB_X56_Y31_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ = (\ai_sync[5][-6]~q\ & (((\ai_sync[5][-7]~q\)))) # (!\ai_sync[5][-6]~q\ & (!\ai_sync[5][-7]~q\ & ((\ai_sync[5][-5]~q\) # (\ai_sync[5][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-5]~q\,
	datac => \ai_sync[5][-7]~q\,
	datad => \ai_sync[5][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X51_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\ = (!\ai_sync[5][-7]~q\ & ((\ai_sync[5][-4]~q\) # ((\ai_sync[5][-6]~q\) # (\ai_sync[5][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-6]~q\,
	datad => \ai_sync[5][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\);

-- Location: LCCOMB_X56_Y31_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]~combout\ = \ai_sync[5][-4]~q\ $ (((\ai_sync[5][-6]~q\) # ((\ai_sync[5][-5]~q\) # (\ai_sync[5][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-5]~q\,
	datac => \ai_sync[5][-7]~q\,
	datad => \ai_sync[5][-4]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]~combout\);

-- Location: LCCOMB_X51_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\ = (\ai_sync[5][-8]~q\ & ((\ai_sync[5][-9]~q\) # ((\ai_sync[5][-11]~q\) # (\ai_sync[5][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-9]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\);

-- Location: LCCOMB_X52_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ = (\ai_sync[5][-10]~q\ & (((\ai_sync[5][-9]~q\)))) # (!\ai_sync[5][-10]~q\ & ((\ai_sync[5][-11]~q\ & ((\ai_sync[5][-9]~q\))) # (!\ai_sync[5][-11]~q\ & (\ai_sync[5][-8]~q\ & 
-- !\ai_sync[5][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-10]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\);

-- Location: LCCOMB_X51_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]~combout\ = \ai_sync[5][-5]~q\ $ (((\ai_sync[5][-7]~q\) # (\ai_sync[5][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datac => \ai_sync[5][-6]~q\,
	datad => \ai_sync[5][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]~combout\);

-- Location: LCCOMB_X55_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ = \ai_sync[5][-6]~q\ $ (\ai_sync[5][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[5][-6]~q\,
	datad => \ai_sync[5][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\);

-- Location: LCCOMB_X52_Y31_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]~combout\ = (\ai_sync[5][-10]~q\ & (((\ai_sync[5][-11]~q\)))) # (!\ai_sync[5][-10]~q\ & (!\ai_sync[5][-11]~q\ & ((\ai_sync[5][-9]~q\) # (\ai_sync[5][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-9]~q\,
	datab => \ai_sync[5][-10]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X51_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][4]~5_combout\ = (!\ai_sync[5][-11]~q\ & ((\ai_sync[5][-8]~q\) # ((\ai_sync[5][-9]~q\) # (\ai_sync[5][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-9]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][4]~5_combout\);

-- Location: LCCOMB_X55_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][4]~5_combout\ & \ai_sync[5][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][4]~5_combout\,
	datab => \ai_sync[5][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X55_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X55_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]~combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][2]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X55_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][3]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X55_Y31_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\ $ (\ai_sync[5][-11]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\ & ((\ai_sync[5][-11]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\ & (\ai_sync[5][-11]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][4]~3_combout\,
	datab => \ai_sync[5][-11]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X55_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][9]~2_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X55_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X55_Y31_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][11]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X55_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\ $ (\ai_sync[5][-7]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\ & ((\ai_sync[5][-7]~q\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\ & (\ai_sync[5][-7]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][12]~combout\,
	datab => \ai_sync[5][-7]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X50_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\ = \ai_sync[5][0]~q\ $ (((\ai_sync[5][-1]~q\) # ((\ai_sync[5][-2]~q\) # (\ai_sync[5][-3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-1]~q\,
	datab => \ai_sync[5][-2]~q\,
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][0]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\);

-- Location: LCCOMB_X50_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8_combout\ = \ai_sync[5][-1]~q\ $ (((\ai_sync[5][-3]~q\) # (\ai_sync[5][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-1]~q\,
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8_combout\);

-- Location: LCCOMB_X50_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9_combout\ = \ai_sync[5][-3]~q\ $ (\ai_sync[5][-2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][-2]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9_combout\);

-- Location: LCCOMB_X54_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\ = CARRY((\ai_sync[5][-3]~q\ & \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-3]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\);

-- Location: LCCOMB_X54_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9_combout\ 
-- & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][1]~9_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~13_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15_cout\);

-- Location: LCCOMB_X54_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][2]~8_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~15_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\);

-- Location: LCCOMB_X54_Y31_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][3]~7_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~17_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\);

-- Location: LCCOMB_X54_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~20_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\);

-- Location: FF_X54_Y31_N11
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\);

-- Location: FF_X54_Y31_N9
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\);

-- Location: LCCOMB_X55_Y30_N8
\br_latched[5][-11]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-11]~144_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ $ (VCC))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\ & VCC))
-- \br_latched[5][-11]~145\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\ & \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-11]~q\,
	datad => VCC,
	combout => \br_latched[5][-11]~144_combout\,
	cout => \br_latched[5][-11]~145\);

-- Location: LCCOMB_X55_Y30_N10
\br_latched[5][-10]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-10]~146_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & (\br_latched[5][-11]~145\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & 
-- (!\br_latched[5][-11]~145\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & (!\br_latched[5][-11]~145\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & 
-- ((\br_latched[5][-11]~145\) # (GND)))))
-- \br_latched[5][-10]~147\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\ & !\br_latched[5][-11]~145\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\ & 
-- ((!\br_latched[5][-11]~145\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-10]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~q\,
	datad => VCC,
	cin => \br_latched[5][-11]~145\,
	combout => \br_latched[5][-10]~146_combout\,
	cout => \br_latched[5][-10]~147\);

-- Location: FF_X55_Y30_N11
\br_latched[5][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-10]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-10]~q\);

-- Location: FF_X55_Y30_N9
\br_latched[5][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-11]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-11]~q\);

-- Location: FF_X55_Y15_N9
\br_latched[7][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-11]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-11]~q\);

-- Location: LCCOMB_X55_Y26_N0
\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\ = CARRY((\br_latched[5][-11]~q\) # (!\br_latched[7][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-11]~q\,
	datab => \br_latched[7][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X55_Y26_N2
\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~14_combout\ = (\br_latched[7][-10]~q\ & ((\br_latched[5][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\)) # (!\br_latched[5][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\) # 
-- (GND))))) # (!\br_latched[7][-10]~q\ & ((\br_latched[5][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[5][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\))))
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\ = CARRY((\br_latched[7][-10]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\) # (!\br_latched[5][-10]~q\))) # (!\br_latched[7][-10]~q\ & (!\br_latched[5][-10]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-10]~q\,
	datab => \br_latched[5][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\);

-- Location: FF_X55_Y26_N3
\g_radix4_2:1:u_radix4_2|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~q\);

-- Location: LCCOMB_X52_Y26_N0
\yi_sync[5][-11]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-11]~131_combout\ = (\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~q\ & ((GND) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~q\))) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~q\ $ (GND)))
-- \yi_sync[5][-11]~132\ = CARRY((\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~q\) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[5][-11]~131_combout\,
	cout => \yi_sync[5][-11]~132\);

-- Location: LCCOMB_X41_Y15_N22
\ai_sync[7][0]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[7][0]~122_combout\ = \g_radix4_1:3:u_radix4_1|b3r_latched\(0) $ (!\ai_sync[7][-1]~117\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:3:u_radix4_1|b3r_latched\(0),
	cin => \ai_sync[7][-1]~117\,
	combout => \ai_sync[7][0]~122_combout\);

-- Location: FF_X41_Y15_N23
\ai_sync[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[7][0]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[7][0]~q\);

-- Location: LCCOMB_X38_Y15_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ = \ai_sync[7][0]~q\ $ (\ai_sync[7][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[7][0]~q\,
	datad => \ai_sync[7][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\);

-- Location: LCCOMB_X40_Y15_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ = (\ai_sync[7][-5]~q\ & (\ai_sync[7][-6]~q\ & ((\ai_sync[7][-7]~q\) # (\ai_sync[7][-4]~q\)))) # (!\ai_sync[7][-5]~q\ & ((\ai_sync[7][-4]~q\ & ((!\ai_sync[7][-6]~q\))) # 
-- (!\ai_sync[7][-4]~q\ & ((\ai_sync[7][-7]~q\) # (\ai_sync[7][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\);

-- Location: LCCOMB_X40_Y15_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ = (\ai_sync[7][-11]~q\ & (((\ai_sync[7][-9]~q\)))) # (!\ai_sync[7][-11]~q\ & ((\ai_sync[7][-10]~q\ & ((\ai_sync[7][-9]~q\))) # (!\ai_sync[7][-10]~q\ & (\ai_sync[7][-8]~q\ & 
-- !\ai_sync[7][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-8]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-10]~q\,
	datad => \ai_sync[7][-9]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\);

-- Location: LCCOMB_X39_Y15_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~8_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X38_Y15_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ 
-- & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-10]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\);

-- Location: FF_X38_Y15_N7
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\);

-- Location: LCCOMB_X63_Y17_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\ = ((!\ar_sync[15][-9]~q\ & ((!\ar_sync[15][-11]~q\) # (!\ar_sync[15][-10]~q\)))) # (!\ar_sync[15][-8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-10]~q\,
	datab => \ar_sync[15][-9]~q\,
	datac => \ar_sync[15][-8]~q\,
	datad => \ar_sync[15][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\);

-- Location: LCCOMB_X62_Y17_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND))))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~4_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X63_Y17_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~21_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-10]~20\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~21_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\);

-- Location: FF_X63_Y17_N13
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\);

-- Location: LCCOMB_X55_Y15_N12
\br_latched[7][-9]~154\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-9]~154_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ $ (!\br_latched[7][-10]~151\)))) # (GND)
-- \br_latched[7][-9]~155\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\) # (!\br_latched[7][-10]~151\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ & !\br_latched[7][-10]~151\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\,
	datad => VCC,
	cin => \br_latched[7][-10]~151\,
	combout => \br_latched[7][-9]~154_combout\,
	cout => \br_latched[7][-9]~155\);

-- Location: FF_X55_Y15_N13
\br_latched[7][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-9]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-9]~q\);

-- Location: LCCOMB_X52_Y31_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ = (\ai_sync[5][-2]~q\ & (((\ai_sync[5][0]~q\) # (\ai_sync[5][-3]~q\)))) # (!\ai_sync[5][-2]~q\ & (\ai_sync[5][-1]~q\ & (!\ai_sync[5][0]~q\ & !\ai_sync[5][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-2]~q\,
	datab => \ai_sync[5][-1]~q\,
	datac => \ai_sync[5][0]~q\,
	datad => \ai_sync[5][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\);

-- Location: LCCOMB_X52_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ = (\ai_sync[5][-8]~q\ & ((\ai_sync[5][-9]~q\) # ((\ai_sync[5][-11]~q\ & \ai_sync[5][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-9]~q\,
	datab => \ai_sync[5][-11]~q\,
	datac => \ai_sync[5][-10]~q\,
	datad => \ai_sync[5][-8]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\);

-- Location: LCCOMB_X55_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][9]~4_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X54_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-10]~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\);

-- Location: FF_X54_Y31_N13
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\);

-- Location: LCCOMB_X55_Y30_N12
\br_latched[5][-9]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-9]~152_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ $ (!\br_latched[5][-10]~147\)))) # (GND)
-- \br_latched[5][-9]~153\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\) # (!\br_latched[5][-10]~147\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\ & !\br_latched[5][-10]~147\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-9]~q\,
	datad => VCC,
	cin => \br_latched[5][-10]~147\,
	combout => \br_latched[5][-9]~152_combout\,
	cout => \br_latched[5][-9]~153\);

-- Location: FF_X55_Y30_N13
\br_latched[5][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-9]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-9]~q\);

-- Location: LCCOMB_X55_Y26_N4
\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~16_combout\ = ((\br_latched[7][-9]~q\ $ (\br_latched[5][-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\ = CARRY((\br_latched[7][-9]~q\ & (\br_latched[5][-9]~q\ & !\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\)) # (!\br_latched[7][-9]~q\ & ((\br_latched[5][-9]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-9]~q\,
	datab => \br_latched[5][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\);

-- Location: FF_X55_Y26_N5
\g_radix4_2:1:u_radix4_2|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\);

-- Location: LCCOMB_X62_Y23_N26
\ai_sync[6][-1]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][-1]~120_combout\ = (\g_radix4_1:2:u_radix4_1|b3r_latched\(0) & (!\ai_sync[6][-2]~71\ & VCC)) # (!\g_radix4_1:2:u_radix4_1|b3r_latched\(0) & (\ai_sync[6][-2]~71\ $ (GND)))
-- \ai_sync[6][-1]~121\ = CARRY((!\g_radix4_1:2:u_radix4_1|b3r_latched\(0) & !\ai_sync[6][-2]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:2:u_radix4_1|b3r_latched\(0),
	datad => VCC,
	cin => \ai_sync[6][-2]~71\,
	combout => \ai_sync[6][-1]~120_combout\,
	cout => \ai_sync[6][-1]~121\);

-- Location: FF_X62_Y23_N27
\ai_sync[6][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][-1]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][-1]~q\);

-- Location: LCCOMB_X58_Y23_N8
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\ = \ai_sync[6][-3]~q\ $ (\ai_sync[6][-1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\);

-- Location: LCCOMB_X61_Y23_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ = (\ai_sync[6][-9]~q\ & (\ai_sync[6][-10]~q\ & !\ai_sync[6][-8]~q\)) # (!\ai_sync[6][-9]~q\ & ((\ai_sync[6][-8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[6][-9]~q\,
	datac => \ai_sync[6][-10]~q\,
	datad => \ai_sync[6][-8]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\);

-- Location: LCCOMB_X61_Y23_N28
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ = (\ai_sync[6][-4]~q\ & (\ai_sync[6][-5]~q\ $ ((\ai_sync[6][-7]~q\)))) # (!\ai_sync[6][-4]~q\ & ((\ai_sync[6][-5]~q\ & (\ai_sync[6][-7]~q\ $ (!\ai_sync[6][-6]~q\))) # 
-- (!\ai_sync[6][-5]~q\ & (!\ai_sync[6][-7]~q\ & \ai_sync[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\);

-- Location: LCCOMB_X60_Y23_N18
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ $ 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][13]~10_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][9]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X59_Y23_N8
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~16_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ 
-- $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][5]~11_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\);

-- Location: FF_X59_Y23_N9
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\);

-- Location: LCCOMB_X57_Y26_N8
\bi_latched[6][-9]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-9]~247_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ $ (\bi_latched[6][-10]~246\)))) # (GND)
-- \bi_latched[6][-9]~248\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ & ((!\bi_latched[6][-10]~246\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & !\bi_latched[6][-10]~246\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[6][-10]~246\,
	combout => \bi_latched[6][-9]~247_combout\,
	cout => \bi_latched[6][-9]~248\);

-- Location: FF_X57_Y26_N9
\bi_latched[6][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-9]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-9]~q\);

-- Location: LCCOMB_X62_Y26_N4
\ai_sync[4][-9]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-9]~118_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\ & (!\ai_sync[4][-10]~51\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\ & (\ai_sync[4][-10]~51\ $ (GND)))
-- \ai_sync[4][-9]~119\ = CARRY((!\g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\ & !\ai_sync[4][-10]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b3r_latched[-8]~q\,
	datad => VCC,
	cin => \ai_sync[4][-10]~51\,
	combout => \ai_sync[4][-9]~118_combout\,
	cout => \ai_sync[4][-9]~119\);

-- Location: FF_X62_Y26_N5
\ai_sync[4][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-9]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-9]~q\);

-- Location: LCCOMB_X61_Y26_N20
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~feeder_combout\ = \ai_sync[4][-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-9]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~feeder_combout\);

-- Location: FF_X61_Y26_N21
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\);

-- Location: LCCOMB_X60_Y26_N0
\bi_latched[4][-9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-9]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-9]~q\,
	combout => \bi_latched[4][-9]~feeder_combout\);

-- Location: FF_X60_Y26_N1
\bi_latched[4][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-9]~q\);

-- Location: LCCOMB_X60_Y26_N8
\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~16_combout\ = ((\bi_latched[6][-9]~q\ $ (\bi_latched[4][-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\ = CARRY((\bi_latched[6][-9]~q\ & (\bi_latched[4][-9]~q\ & !\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\)) # (!\bi_latched[6][-9]~q\ & ((\bi_latched[4][-9]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-9]~q\,
	datab => \bi_latched[4][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\);

-- Location: FF_X60_Y26_N9
\g_radix4_2:1:u_radix4_2|b1i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\);

-- Location: LCCOMB_X52_Y26_N2
\yi_sync[5][-10]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-10]~133_combout\ = (\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\ & (!\yi_sync[5][-11]~132\)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\ & ((\yi_sync[5][-11]~132\) # (GND))))) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\ & (\yi_sync[5][-11]~132\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\ & (!\yi_sync[5][-11]~132\))))
-- \yi_sync[5][-10]~134\ = CARRY((\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\ & ((!\yi_sync[5][-11]~132\) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\))) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\ & 
-- !\yi_sync[5][-11]~132\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~q\,
	datad => VCC,
	cin => \yi_sync[5][-11]~132\,
	combout => \yi_sync[5][-10]~133_combout\,
	cout => \yi_sync[5][-10]~134\);

-- Location: LCCOMB_X61_Y23_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\ = (\ai_sync[6][-4]~q\ & (\ai_sync[6][-6]~q\ $ (((!\ai_sync[6][-5]~q\ & !\ai_sync[6][-7]~q\))))) # (!\ai_sync[6][-4]~q\ & ((\ai_sync[6][-5]~q\ & ((\ai_sync[6][-7]~q\) # 
-- (!\ai_sync[6][-6]~q\))) # (!\ai_sync[6][-5]~q\ & (\ai_sync[6][-7]~q\ & !\ai_sync[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\);

-- Location: LCCOMB_X61_Y23_N18
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ = (\ai_sync[6][-8]~q\ & \ai_sync[6][-9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[6][-8]~q\,
	datac => \ai_sync[6][-9]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\);

-- Location: LCCOMB_X60_Y23_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\ & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~12_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[0][14]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X62_Y23_N28
\ai_sync[6][0]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[6][0]~126_combout\ = \ai_sync[6][-1]~121\ $ (!\g_radix4_1:2:u_radix4_1|b3r_latched\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:2:u_radix4_1|b3r_latched\(0),
	cin => \ai_sync[6][-1]~121\,
	combout => \ai_sync[6][0]~126_combout\);

-- Location: FF_X62_Y23_N29
\ai_sync[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[6][0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[6][0]~q\);

-- Location: LCCOMB_X58_Y23_N6
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ = \ai_sync[6][0]~q\ $ (\ai_sync[6][-2]~q\ $ (((\ai_sync[6][-3]~q\ & \ai_sync[6][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\);

-- Location: LCCOMB_X59_Y23_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ 
-- & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][6]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\);

-- Location: FF_X59_Y23_N11
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\);

-- Location: LCCOMB_X57_Y26_N10
\bi_latched[6][-8]~249\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-8]~249_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & (!\bi_latched[6][-9]~248\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (\bi_latched[6][-9]~248\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\bi_latched[6][-9]~248\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (!\bi_latched[6][-9]~248\))))
-- \bi_latched[6][-8]~250\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & !\bi_latched[6][-9]~248\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\) # (!\bi_latched[6][-9]~248\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[6][-9]~248\,
	combout => \bi_latched[6][-8]~249_combout\,
	cout => \bi_latched[6][-8]~250\);

-- Location: FF_X57_Y26_N11
\bi_latched[6][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-8]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-8]~q\);

-- Location: LCCOMB_X62_Y26_N6
\ai_sync[4][-8]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-8]~124_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\ & ((\ai_sync[4][-9]~119\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\ & (!\ai_sync[4][-9]~119\))
-- \ai_sync[4][-8]~125\ = CARRY((\g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\) # (!\ai_sync[4][-9]~119\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:0:u_radix4_1|b3r_latched[-7]~q\,
	datad => VCC,
	cin => \ai_sync[4][-9]~119\,
	combout => \ai_sync[4][-8]~124_combout\,
	cout => \ai_sync[4][-8]~125\);

-- Location: FF_X62_Y26_N7
\ai_sync[4][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-8]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-8]~q\);

-- Location: LCCOMB_X61_Y26_N22
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~feeder_combout\ = \ai_sync[4][-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-8]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~feeder_combout\);

-- Location: FF_X61_Y26_N23
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\);

-- Location: LCCOMB_X60_Y26_N2
\bi_latched[4][-8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-8]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\,
	combout => \bi_latched[4][-8]~feeder_combout\);

-- Location: FF_X60_Y26_N3
\bi_latched[4][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-8]~q\);

-- Location: LCCOMB_X60_Y26_N10
\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~18_combout\ = (\bi_latched[6][-8]~q\ & ((\bi_latched[4][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\)) # (!\bi_latched[4][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\) # (GND))))) # 
-- (!\bi_latched[6][-8]~q\ & ((\bi_latched[4][-8]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\ & VCC)) # (!\bi_latched[4][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\))))
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\ = CARRY((\bi_latched[6][-8]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\) # (!\bi_latched[4][-8]~q\))) # (!\bi_latched[6][-8]~q\ & (!\bi_latched[4][-8]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-8]~q\,
	datab => \bi_latched[4][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\);

-- Location: FF_X60_Y26_N11
\g_radix4_2:1:u_radix4_2|b1i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~q\);

-- Location: LCCOMB_X61_Y17_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ = \ar_sync[15][-5]~q\ $ (((\ar_sync[15][-6]~q\ & !\ar_sync[15][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datac => \ar_sync[15][-5]~q\,
	datad => \ar_sync[15][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X62_Y17_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X63_Y17_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~23_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\ar_sync[15][-1]~q\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\ar_sync[15][-1]~q\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\))) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\ar_sync[15][-1]~q\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \ar_sync[15][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-9]~22\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~23_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\);

-- Location: FF_X63_Y17_N15
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\);

-- Location: LCCOMB_X42_Y15_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ = \ai_sync[7][-2]~q\ $ (((\ai_sync[7][0]~q\) # (\ai_sync[7][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][0]~q\,
	datac => \ai_sync[7][-3]~q\,
	datad => \ai_sync[7][-2]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\);

-- Location: LCCOMB_X41_Y15_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\ = (\ai_sync[7][-8]~q\ & ((\ai_sync[7][-11]~q\) # ((\ai_sync[7][-9]~q\) # (\ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-8]~q\,
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-9]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\);

-- Location: LCCOMB_X40_Y15_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ = (\ai_sync[7][-5]~q\ & ((\ai_sync[7][-4]~q\ & ((\ai_sync[7][-6]~q\))) # (!\ai_sync[7][-4]~q\ & ((!\ai_sync[7][-6]~q\) # (!\ai_sync[7][-7]~q\))))) # (!\ai_sync[7][-5]~q\ & 
-- (!\ai_sync[7][-4]~q\ & ((\ai_sync[7][-7]~q\) # (\ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X39_Y15_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X38_Y15_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-9]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\);

-- Location: FF_X38_Y15_N9
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\);

-- Location: LCCOMB_X55_Y15_N14
\br_latched[7][-8]~158\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-8]~158_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & (\br_latched[7][-9]~155\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & 
-- (!\br_latched[7][-9]~155\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & (!\br_latched[7][-9]~155\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & 
-- ((\br_latched[7][-9]~155\) # (GND)))))
-- \br_latched[7][-8]~159\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & !\br_latched[7][-9]~155\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & 
-- ((!\br_latched[7][-9]~155\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\,
	datad => VCC,
	cin => \br_latched[7][-9]~155\,
	combout => \br_latched[7][-8]~158_combout\,
	cout => \br_latched[7][-8]~159\);

-- Location: FF_X55_Y15_N15
\br_latched[7][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-8]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-8]~q\);

-- Location: LCCOMB_X54_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ = \ai_sync[5][-5]~q\ $ (((!\ai_sync[5][-7]~q\ & \ai_sync[5][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X55_Y31_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X58_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ = (\ai_sync[5][-1]~q\ & ((\ai_sync[5][-2]~q\) # ((\ai_sync[5][0]~q\) # (\ai_sync[5][-3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-2]~q\,
	datab => \ai_sync[5][0]~q\,
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\);

-- Location: LCCOMB_X54_Y31_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~24_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-9]~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\);

-- Location: FF_X54_Y31_N15
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\);

-- Location: LCCOMB_X55_Y30_N14
\br_latched[5][-8]~156\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-8]~156_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & (\br_latched[5][-9]~153\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & 
-- (!\br_latched[5][-9]~153\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & (!\br_latched[5][-9]~153\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & 
-- ((\br_latched[5][-9]~153\) # (GND)))))
-- \br_latched[5][-8]~157\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\ & !\br_latched[5][-9]~153\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\ & 
-- ((!\br_latched[5][-9]~153\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-8]~q\,
	datad => VCC,
	cin => \br_latched[5][-9]~153\,
	combout => \br_latched[5][-8]~156_combout\,
	cout => \br_latched[5][-8]~157\);

-- Location: FF_X55_Y30_N15
\br_latched[5][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-8]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-8]~q\);

-- Location: LCCOMB_X55_Y26_N6
\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~18_combout\ = (\br_latched[7][-8]~q\ & ((\br_latched[5][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\)) # (!\br_latched[5][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\) # (GND))))) # 
-- (!\br_latched[7][-8]~q\ & ((\br_latched[5][-8]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\ & VCC)) # (!\br_latched[5][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\))))
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\ = CARRY((\br_latched[7][-8]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\) # (!\br_latched[5][-8]~q\))) # (!\br_latched[7][-8]~q\ & (!\br_latched[5][-8]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-8]~q\,
	datab => \br_latched[5][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\);

-- Location: FF_X55_Y26_N7
\g_radix4_2:1:u_radix4_2|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~q\);

-- Location: LCCOMB_X52_Y26_N4
\yi_sync[5][-9]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-9]~135_combout\ = ((\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~q\ $ (\yi_sync[5][-10]~134\)))) # (GND)
-- \yi_sync[5][-9]~136\ = CARRY((\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~q\ & ((!\yi_sync[5][-10]~134\) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~q\))) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~q\ & 
-- !\yi_sync[5][-10]~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[5][-10]~134\,
	combout => \yi_sync[5][-9]~135_combout\,
	cout => \yi_sync[5][-9]~136\);

-- Location: LCCOMB_X40_Y15_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ = (\ai_sync[7][-5]~q\ & (\ai_sync[7][-7]~q\ $ (((!\ai_sync[7][-6]~q\) # (!\ai_sync[7][-4]~q\))))) # (!\ai_sync[7][-5]~q\ & (!\ai_sync[7][-7]~q\ & ((\ai_sync[7][-4]~q\) # 
-- (\ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X39_Y15_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X38_Y15_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ = \ai_sync[7][-1]~q\ $ (((!\ai_sync[7][-3]~q\ & ((\ai_sync[7][0]~q\) # (\ai_sync[7][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-1]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\);

-- Location: LCCOMB_X38_Y15_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-8]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\);

-- Location: FF_X38_Y15_N11
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\);

-- Location: LCCOMB_X61_Y17_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\ = \ar_sync[15][-4]~q\ $ (((\ar_sync[15][-5]~q\ & (!\ar_sync[15][-6]~q\)) # (!\ar_sync[15][-5]~q\ & (\ar_sync[15][-6]~q\ & \ar_sync[15][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-6]~q\,
	datad => \ar_sync[15][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\);

-- Location: LCCOMB_X62_Y17_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X63_Y17_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~25_combout\ = (\ar_sync[15][-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\ & 
-- VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\)))) # (!\ar_sync[15][-1]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\ = CARRY((\ar_sync[15][-1]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\)) # 
-- (!\ar_sync[15][-1]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-8]~24\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~25_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\);

-- Location: FF_X63_Y17_N17
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\);

-- Location: LCCOMB_X55_Y15_N16
\br_latched[7][-7]~162\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-7]~162_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ $ (!\br_latched[7][-8]~159\)))) # (GND)
-- \br_latched[7][-7]~163\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\) # (!\br_latched[7][-8]~159\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ & !\br_latched[7][-8]~159\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\,
	datad => VCC,
	cin => \br_latched[7][-8]~159\,
	combout => \br_latched[7][-7]~162_combout\,
	cout => \br_latched[7][-7]~163\);

-- Location: FF_X55_Y15_N17
\br_latched[7][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-7]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-7]~q\);

-- Location: LCCOMB_X56_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ = \ai_sync[5][-4]~q\ $ (((\ai_sync[5][-6]~q\ & (\ai_sync[5][-7]~q\ & !\ai_sync[5][-5]~q\)) # (!\ai_sync[5][-6]~q\ & ((\ai_sync[5][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-7]~q\,
	datad => \ai_sync[5][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X55_Y31_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X54_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~26_combout\ = (\ai_sync[5][0]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\ & 
-- VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\)))) # (!\ai_sync[5][0]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\ = CARRY((\ai_sync[5][0]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\)) # 
-- (!\ai_sync[5][0]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][0]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-8]~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\);

-- Location: FF_X54_Y31_N17
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\);

-- Location: LCCOMB_X55_Y30_N16
\br_latched[5][-7]~160\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-7]~160_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ $ (!\br_latched[5][-8]~157\)))) # (GND)
-- \br_latched[5][-7]~161\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\) # (!\br_latched[5][-8]~157\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\ & !\br_latched[5][-8]~157\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-7]~q\,
	datad => VCC,
	cin => \br_latched[5][-8]~157\,
	combout => \br_latched[5][-7]~160_combout\,
	cout => \br_latched[5][-7]~161\);

-- Location: FF_X55_Y30_N17
\br_latched[5][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-7]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-7]~q\);

-- Location: LCCOMB_X55_Y26_N8
\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~20_combout\ = ((\br_latched[7][-7]~q\ $ (\br_latched[5][-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\ = CARRY((\br_latched[7][-7]~q\ & (\br_latched[5][-7]~q\ & !\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\)) # (!\br_latched[7][-7]~q\ & ((\br_latched[5][-7]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-7]~q\,
	datab => \br_latched[5][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\);

-- Location: FF_X55_Y26_N9
\g_radix4_2:1:u_radix4_2|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\);

-- Location: LCCOMB_X58_Y23_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\ = (\ai_sync[6][-3]~q\ & ((\ai_sync[6][0]~q\ & (\ai_sync[6][-2]~q\ & !\ai_sync[6][-1]~q\)) # (!\ai_sync[6][0]~q\ & ((\ai_sync[6][-2]~q\) # (!\ai_sync[6][-1]~q\))))) # 
-- (!\ai_sync[6][-3]~q\ & (\ai_sync[6][-1]~q\ $ (((\ai_sync[6][0]~q\ & !\ai_sync[6][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\);

-- Location: LCCOMB_X61_Y23_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\ = (\ai_sync[6][-5]~q\ & ((\ai_sync[6][-7]~q\ & ((!\ai_sync[6][-6]~q\))) # (!\ai_sync[6][-7]~q\ & (\ai_sync[6][-4]~q\ & \ai_sync[6][-6]~q\)))) # (!\ai_sync[6][-5]~q\ & 
-- ((\ai_sync[6][-4]~q\ & ((\ai_sync[6][-6]~q\) # (!\ai_sync[6][-7]~q\))) # (!\ai_sync[6][-4]~q\ & (!\ai_sync[6][-7]~q\ & \ai_sync[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\);

-- Location: LCCOMB_X60_Y23_N22
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][11]~15_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X59_Y23_N12
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~20_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ 
-- $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][7]~16_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\);

-- Location: FF_X59_Y23_N13
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\);

-- Location: LCCOMB_X57_Y26_N12
\bi_latched[6][-7]~251\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-7]~251_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ $ (\bi_latched[6][-8]~250\)))) # (GND)
-- \bi_latched[6][-7]~252\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & ((!\bi_latched[6][-8]~250\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & !\bi_latched[6][-8]~250\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[6][-8]~250\,
	combout => \bi_latched[6][-7]~251_combout\,
	cout => \bi_latched[6][-7]~252\);

-- Location: FF_X57_Y26_N13
\bi_latched[6][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-7]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-7]~q\);

-- Location: LCCOMB_X62_Y26_N8
\ai_sync[4][-7]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-7]~128_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\ & (!\ai_sync[4][-8]~125\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\ & (\ai_sync[4][-8]~125\ $ (GND)))
-- \ai_sync[4][-7]~129\ = CARRY((!\g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\ & !\ai_sync[4][-8]~125\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b3r_latched[-6]~q\,
	datad => VCC,
	cin => \ai_sync[4][-8]~125\,
	combout => \ai_sync[4][-7]~128_combout\,
	cout => \ai_sync[4][-7]~129\);

-- Location: FF_X62_Y26_N9
\ai_sync[4][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-7]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-7]~q\);

-- Location: LCCOMB_X62_Y26_N28
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~feeder_combout\ = \ai_sync[4][-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[4][-7]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~feeder_combout\);

-- Location: FF_X62_Y26_N29
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\);

-- Location: LCCOMB_X63_Y26_N0
\bi_latched[4][-7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-7]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-7]~q\,
	combout => \bi_latched[4][-7]~feeder_combout\);

-- Location: FF_X63_Y26_N1
\bi_latched[4][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-7]~q\);

-- Location: LCCOMB_X60_Y26_N12
\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~20_combout\ = ((\bi_latched[6][-7]~q\ $ (\bi_latched[4][-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\ = CARRY((\bi_latched[6][-7]~q\ & (\bi_latched[4][-7]~q\ & !\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\)) # (!\bi_latched[6][-7]~q\ & ((\bi_latched[4][-7]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-7]~q\,
	datab => \bi_latched[4][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\);

-- Location: FF_X60_Y26_N13
\g_radix4_2:1:u_radix4_2|b1i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\);

-- Location: LCCOMB_X52_Y26_N6
\yi_sync[5][-8]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-8]~137_combout\ = (\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\ & (!\yi_sync[5][-9]~136\)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\ & ((\yi_sync[5][-9]~136\) # (GND))))) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\ & (\yi_sync[5][-9]~136\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\ & (!\yi_sync[5][-9]~136\))))
-- \yi_sync[5][-8]~138\ = CARRY((\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\ & ((!\yi_sync[5][-9]~136\) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\))) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\ & 
-- !\yi_sync[5][-9]~136\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[5][-9]~136\,
	combout => \yi_sync[5][-8]~137_combout\,
	cout => \yi_sync[5][-8]~138\);

-- Location: LCCOMB_X61_Y23_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\ = (\ai_sync[6][-4]~q\ & ((\ai_sync[6][-5]~q\ & (\ai_sync[6][-7]~q\ & \ai_sync[6][-6]~q\)) # (!\ai_sync[6][-5]~q\ & ((\ai_sync[6][-7]~q\) # (\ai_sync[6][-6]~q\))))) # 
-- (!\ai_sync[6][-4]~q\ & ((\ai_sync[6][-5]~q\ & ((!\ai_sync[6][-6]~q\))) # (!\ai_sync[6][-5]~q\ & (\ai_sync[6][-7]~q\ & \ai_sync[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][-4]~q\,
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-7]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\);

-- Location: LCCOMB_X60_Y23_N24
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~17_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X58_Y23_N22
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ = (\ai_sync[6][0]~q\ & ((\ai_sync[6][-2]~q\ & (\ai_sync[6][-3]~q\ & !\ai_sync[6][-1]~q\)) # (!\ai_sync[6][-2]~q\ & ((\ai_sync[6][-1]~q\))))) # (!\ai_sync[6][0]~q\ & 
-- (\ai_sync[6][-2]~q\ $ (((\ai_sync[6][-3]~q\ & !\ai_sync[6][-1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\);

-- Location: LCCOMB_X59_Y23_N14
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ 
-- & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][8]~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\);

-- Location: FF_X59_Y23_N15
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\);

-- Location: LCCOMB_X57_Y26_N14
\bi_latched[6][-6]~253\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-6]~253_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & (!\bi_latched[6][-7]~252\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (\bi_latched[6][-7]~252\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\bi_latched[6][-7]~252\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (!\bi_latched[6][-7]~252\))))
-- \bi_latched[6][-6]~254\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & !\bi_latched[6][-7]~252\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\) # (!\bi_latched[6][-7]~252\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[6][-7]~252\,
	combout => \bi_latched[6][-6]~253_combout\,
	cout => \bi_latched[6][-6]~254\);

-- Location: FF_X57_Y26_N15
\bi_latched[6][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-6]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-6]~q\);

-- Location: LCCOMB_X62_Y26_N10
\ai_sync[4][-6]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-6]~130_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\ & ((\ai_sync[4][-7]~129\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\ & (!\ai_sync[4][-7]~129\))
-- \ai_sync[4][-6]~131\ = CARRY((\g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\) # (!\ai_sync[4][-7]~129\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:0:u_radix4_1|b3r_latched[-5]~q\,
	datad => VCC,
	cin => \ai_sync[4][-7]~129\,
	combout => \ai_sync[4][-6]~130_combout\,
	cout => \ai_sync[4][-6]~131\);

-- Location: FF_X62_Y26_N11
\ai_sync[4][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-6]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-6]~q\);

-- Location: LCCOMB_X62_Y26_N26
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~feeder_combout\ = \ai_sync[4][-6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-6]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~feeder_combout\);

-- Location: FF_X62_Y26_N27
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\);

-- Location: FF_X63_Y26_N7
\bi_latched[4][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-6]~q\);

-- Location: LCCOMB_X60_Y26_N14
\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~22_combout\ = (\bi_latched[6][-6]~q\ & ((\bi_latched[4][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\)) # (!\bi_latched[4][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\) # (GND))))) # 
-- (!\bi_latched[6][-6]~q\ & ((\bi_latched[4][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\ & VCC)) # (!\bi_latched[4][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\))))
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\ = CARRY((\bi_latched[6][-6]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\) # (!\bi_latched[4][-6]~q\))) # (!\bi_latched[6][-6]~q\ & (!\bi_latched[4][-6]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-6]~q\,
	datab => \bi_latched[4][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\);

-- Location: FF_X60_Y26_N15
\g_radix4_2:1:u_radix4_2|b1i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~q\);

-- Location: LCCOMB_X58_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ = \ai_sync[5][0]~q\ $ (\ai_sync[5][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[5][0]~q\,
	datad => \ai_sync[5][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\);

-- Location: LCCOMB_X52_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\ = (\ai_sync[5][-4]~q\ & (!\ai_sync[5][-5]~q\ & ((!\ai_sync[5][-6]~q\) # (!\ai_sync[5][-7]~q\)))) # (!\ai_sync[5][-4]~q\ & (((\ai_sync[5][-5]~q\ & \ai_sync[5][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\);

-- Location: LCCOMB_X55_Y31_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~13_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X54_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~28_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-7]~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~28_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\);

-- Location: FF_X54_Y31_N19
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\);

-- Location: LCCOMB_X55_Y30_N18
\br_latched[5][-6]~164\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-6]~164_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & (\br_latched[5][-7]~161\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & 
-- (!\br_latched[5][-7]~161\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & (!\br_latched[5][-7]~161\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & 
-- ((\br_latched[5][-7]~161\) # (GND)))))
-- \br_latched[5][-6]~165\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & !\br_latched[5][-7]~161\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & 
-- ((!\br_latched[5][-7]~161\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\,
	datad => VCC,
	cin => \br_latched[5][-7]~161\,
	combout => \br_latched[5][-6]~164_combout\,
	cout => \br_latched[5][-6]~165\);

-- Location: FF_X55_Y30_N19
\br_latched[5][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-6]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-6]~q\);

-- Location: LCCOMB_X61_Y17_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\ = (\ar_sync[15][-4]~q\ & (!\ar_sync[15][-5]~q\ & ((!\ar_sync[15][-7]~q\) # (!\ar_sync[15][-6]~q\)))) # (!\ar_sync[15][-4]~q\ & (\ar_sync[15][-6]~q\ & ((\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\);

-- Location: LCCOMB_X62_Y17_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X63_Y17_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~27_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-7]~26\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~27_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\);

-- Location: FF_X63_Y17_N19
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\);

-- Location: LCCOMB_X42_Y15_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\ = (\ai_sync[7][-1]~q\ & (\ai_sync[7][-2]~q\ $ (\ai_sync[7][-3]~q\ $ (!\ai_sync[7][0]~q\)))) # (!\ai_sync[7][-1]~q\ & ((\ai_sync[7][-2]~q\ & ((\ai_sync[7][0]~q\))) # 
-- (!\ai_sync[7][-2]~q\ & (\ai_sync[7][-3]~q\ & !\ai_sync[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-1]~q\,
	datab => \ai_sync[7][-2]~q\,
	datac => \ai_sync[7][-3]~q\,
	datad => \ai_sync[7][0]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\);

-- Location: LCCOMB_X40_Y15_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\ = (\ai_sync[7][-7]~q\ & (((\ai_sync[7][-5]~q\ & \ai_sync[7][-4]~q\)) # (!\ai_sync[7][-6]~q\))) # (!\ai_sync[7][-7]~q\ & ((\ai_sync[7][-6]~q\) # ((!\ai_sync[7][-5]~q\ & 
-- !\ai_sync[7][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-4]~q\,
	datac => \ai_sync[7][-7]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\);

-- Location: LCCOMB_X39_Y15_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][12]~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X38_Y15_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ 
-- $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~13_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-7]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\);

-- Location: FF_X38_Y15_N13
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\);

-- Location: LCCOMB_X55_Y15_N18
\br_latched[7][-6]~166\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-6]~166_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & (\br_latched[7][-7]~163\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & 
-- (!\br_latched[7][-7]~163\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & (!\br_latched[7][-7]~163\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & 
-- ((\br_latched[7][-7]~163\) # (GND)))))
-- \br_latched[7][-6]~167\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\ & !\br_latched[7][-7]~163\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\ & 
-- ((!\br_latched[7][-7]~163\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~q\,
	datad => VCC,
	cin => \br_latched[7][-7]~163\,
	combout => \br_latched[7][-6]~166_combout\,
	cout => \br_latched[7][-6]~167\);

-- Location: FF_X55_Y15_N19
\br_latched[7][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-6]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-6]~q\);

-- Location: LCCOMB_X55_Y26_N10
\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~22_combout\ = (\br_latched[5][-6]~q\ & ((\br_latched[7][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[7][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\ & VCC)))) # 
-- (!\br_latched[5][-6]~q\ & ((\br_latched[7][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\) # (GND))) # (!\br_latched[7][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\))))
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\ = CARRY((\br_latched[5][-6]~q\ & (\br_latched[7][-6]~q\ & !\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[5][-6]~q\ & ((\br_latched[7][-6]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-6]~q\,
	datab => \br_latched[7][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\);

-- Location: FF_X55_Y26_N11
\g_radix4_2:1:u_radix4_2|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~q\);

-- Location: LCCOMB_X52_Y26_N8
\yi_sync[5][-7]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-7]~139_combout\ = ((\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~q\ $ (\yi_sync[5][-8]~138\)))) # (GND)
-- \yi_sync[5][-7]~140\ = CARRY((\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~q\ & ((!\yi_sync[5][-8]~138\) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~q\))) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~q\ & 
-- !\yi_sync[5][-8]~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[5][-8]~138\,
	combout => \yi_sync[5][-7]~139_combout\,
	cout => \yi_sync[5][-7]~140\);

-- Location: LCCOMB_X52_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\ = (\ai_sync[5][-4]~q\ & ((\ai_sync[5][-5]~q\) # ((\ai_sync[5][-6]~q\ & \ai_sync[5][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\);

-- Location: LCCOMB_X55_Y31_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X52_Y31_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ = \ai_sync[5][-2]~q\ $ (((\ai_sync[5][0]~q\) # (\ai_sync[5][-3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-2]~q\,
	datac => \ai_sync[5][0]~q\,
	datad => \ai_sync[5][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\);

-- Location: LCCOMB_X54_Y31_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~30_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-6]~29\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~30_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\);

-- Location: FF_X54_Y31_N21
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\);

-- Location: LCCOMB_X55_Y30_N20
\br_latched[5][-5]~168\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-5]~168_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ $ (!\br_latched[5][-6]~165\)))) # (GND)
-- \br_latched[5][-5]~169\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\) # (!\br_latched[5][-6]~165\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ & !\br_latched[5][-6]~165\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\,
	datad => VCC,
	cin => \br_latched[5][-6]~165\,
	combout => \br_latched[5][-5]~168_combout\,
	cout => \br_latched[5][-5]~169\);

-- Location: FF_X55_Y30_N21
\br_latched[5][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-5]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-5]~q\);

-- Location: LCCOMB_X42_Y15_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ = (\ai_sync[7][-1]~q\ & ((\ai_sync[7][-2]~q\ & (\ai_sync[7][-3]~q\ & !\ai_sync[7][0]~q\)) # (!\ai_sync[7][-2]~q\ & (!\ai_sync[7][-3]~q\ & \ai_sync[7][0]~q\)))) # 
-- (!\ai_sync[7][-1]~q\ & ((\ai_sync[7][-2]~q\) # ((\ai_sync[7][-3]~q\ & !\ai_sync[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-1]~q\,
	datab => \ai_sync[7][-2]~q\,
	datac => \ai_sync[7][-3]~q\,
	datad => \ai_sync[7][0]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X40_Y15_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ = (\ai_sync[7][-5]~q\ & (((\ai_sync[7][-7]~q\) # (\ai_sync[7][-6]~q\)))) # (!\ai_sync[7][-5]~q\ & (\ai_sync[7][-4]~q\ & (!\ai_sync[7][-7]~q\ & !\ai_sync[7][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-4]~q\,
	datac => \ai_sync[7][-7]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\);

-- Location: LCCOMB_X39_Y15_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X38_Y15_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-6]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\);

-- Location: FF_X38_Y15_N15
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\);

-- Location: LCCOMB_X60_Y17_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\ = ((!\ar_sync[15][-5]~q\ & ((!\ar_sync[15][-7]~q\) # (!\ar_sync[15][-6]~q\)))) # (!\ar_sync[15][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\);

-- Location: LCCOMB_X62_Y17_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X63_Y17_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~29_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-6]~28\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~29_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\);

-- Location: FF_X63_Y17_N21
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\);

-- Location: LCCOMB_X55_Y15_N20
\br_latched[7][-5]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-5]~170_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ $ (!\br_latched[7][-6]~167\)))) # (GND)
-- \br_latched[7][-5]~171\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\) # (!\br_latched[7][-6]~167\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\ & !\br_latched[7][-6]~167\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~q\,
	datad => VCC,
	cin => \br_latched[7][-6]~167\,
	combout => \br_latched[7][-5]~170_combout\,
	cout => \br_latched[7][-5]~171\);

-- Location: FF_X55_Y15_N21
\br_latched[7][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-5]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-5]~q\);

-- Location: LCCOMB_X55_Y26_N12
\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~24_combout\ = ((\br_latched[5][-5]~q\ $ (\br_latched[7][-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\ = CARRY((\br_latched[5][-5]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\) # (!\br_latched[7][-5]~q\))) # (!\br_latched[5][-5]~q\ & (!\br_latched[7][-5]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-5]~q\,
	datab => \br_latched[7][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\);

-- Location: FF_X55_Y26_N13
\g_radix4_2:1:u_radix4_2|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\);

-- Location: LCCOMB_X62_Y26_N12
\ai_sync[4][-5]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-5]~132_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\ & (!\ai_sync[4][-6]~131\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\ & (\ai_sync[4][-6]~131\ $ (GND)))
-- \ai_sync[4][-5]~133\ = CARRY((!\g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\ & !\ai_sync[4][-6]~131\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:0:u_radix4_1|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \ai_sync[4][-6]~131\,
	combout => \ai_sync[4][-5]~132_combout\,
	cout => \ai_sync[4][-5]~133\);

-- Location: FF_X62_Y26_N13
\ai_sync[4][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-5]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-5]~q\);

-- Location: LCCOMB_X61_Y26_N28
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~feeder_combout\ = \ai_sync[4][-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[4][-5]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~feeder_combout\);

-- Location: FF_X61_Y26_N29
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\);

-- Location: LCCOMB_X60_Y26_N30
\bi_latched[4][-5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-5]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-5]~q\,
	combout => \bi_latched[4][-5]~feeder_combout\);

-- Location: FF_X60_Y26_N31
\bi_latched[4][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-5]~q\);

-- Location: LCCOMB_X58_Y23_N12
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\ = (\ai_sync[6][-3]~q\ & ((\ai_sync[6][0]~q\ & ((\ai_sync[6][-2]~q\) # (\ai_sync[6][-1]~q\))) # (!\ai_sync[6][0]~q\ & (\ai_sync[6][-2]~q\ & \ai_sync[6][-1]~q\)))) # 
-- (!\ai_sync[6][-3]~q\ & (\ai_sync[6][-1]~q\ $ (((\ai_sync[6][0]~q\) # (\ai_sync[6][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\);

-- Location: LCCOMB_X61_Y23_N8
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\ = (\ai_sync[6][-5]~q\ & (!\ai_sync[6][-4]~q\ & \ai_sync[6][-6]~q\)) # (!\ai_sync[6][-5]~q\ & (\ai_sync[6][-4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[6][-5]~q\,
	datac => \ai_sync[6][-4]~q\,
	datad => \ai_sync[6][-6]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\);

-- Location: LCCOMB_X60_Y23_N26
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][13]~19_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X59_Y23_N16
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~24_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ 
-- $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][9]~20_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~24_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\);

-- Location: FF_X59_Y23_N17
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\);

-- Location: LCCOMB_X57_Y26_N16
\bi_latched[6][-5]~255\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-5]~255_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ $ (\bi_latched[6][-6]~254\)))) # (GND)
-- \bi_latched[6][-5]~256\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & ((!\bi_latched[6][-6]~254\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & !\bi_latched[6][-6]~254\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[6][-6]~254\,
	combout => \bi_latched[6][-5]~255_combout\,
	cout => \bi_latched[6][-5]~256\);

-- Location: FF_X57_Y26_N17
\bi_latched[6][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-5]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-5]~q\);

-- Location: LCCOMB_X60_Y26_N16
\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~24_combout\ = ((\bi_latched[4][-5]~q\ $ (\bi_latched[6][-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\ = CARRY((\bi_latched[4][-5]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\) # (!\bi_latched[6][-5]~q\))) # (!\bi_latched[4][-5]~q\ & (!\bi_latched[6][-5]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][-5]~q\,
	datab => \bi_latched[6][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\);

-- Location: FF_X60_Y26_N17
\g_radix4_2:1:u_radix4_2|b1i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\);

-- Location: LCCOMB_X52_Y26_N10
\yi_sync[5][-6]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-6]~141_combout\ = (\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\ & (!\yi_sync[5][-7]~140\)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\ & ((\yi_sync[5][-7]~140\) # (GND))))) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\ & (\yi_sync[5][-7]~140\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\ & (!\yi_sync[5][-7]~140\))))
-- \yi_sync[5][-6]~142\ = CARRY((\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\ & ((!\yi_sync[5][-7]~140\) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\))) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\ & 
-- !\yi_sync[5][-7]~140\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[5][-7]~140\,
	combout => \yi_sync[5][-6]~141_combout\,
	cout => \yi_sync[5][-6]~142\);

-- Location: LCCOMB_X40_Y15_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ = (\ai_sync[7][-4]~q\ & ((\ai_sync[7][-5]~q\) # ((\ai_sync[7][-7]~q\) # (\ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\);

-- Location: LCCOMB_X39_Y15_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X38_Y15_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ = (\ai_sync[7][-2]~q\ & (!\ai_sync[7][0]~q\ & ((!\ai_sync[7][-3]~q\) # (!\ai_sync[7][-1]~q\)))) # (!\ai_sync[7][-2]~q\ & ((\ai_sync[7][-1]~q\ & (!\ai_sync[7][0]~q\)) # 
-- (!\ai_sync[7][-1]~q\ & ((\ai_sync[7][0]~q\) # (\ai_sync[7][-3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-2]~q\,
	datab => \ai_sync[7][-1]~q\,
	datac => \ai_sync[7][0]~q\,
	datad => \ai_sync[7][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X38_Y15_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~28_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-5]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\);

-- Location: FF_X38_Y15_N17
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\);

-- Location: LCCOMB_X62_Y17_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X63_Y17_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~31_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-5]~30\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~31_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\);

-- Location: FF_X63_Y17_N23
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\);

-- Location: LCCOMB_X55_Y15_N22
\br_latched[7][-4]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-4]~174_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & (\br_latched[7][-5]~171\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & 
-- (!\br_latched[7][-5]~171\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & (!\br_latched[7][-5]~171\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & 
-- ((\br_latched[7][-5]~171\) # (GND)))))
-- \br_latched[7][-4]~175\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & !\br_latched[7][-5]~171\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & 
-- ((!\br_latched[7][-5]~171\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\,
	datad => VCC,
	cin => \br_latched[7][-5]~171\,
	combout => \br_latched[7][-4]~174_combout\,
	cout => \br_latched[7][-4]~175\);

-- Location: FF_X55_Y15_N23
\br_latched[7][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-4]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-4]~q\);

-- Location: LCCOMB_X58_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ = \ai_sync[5][-1]~q\ $ (((!\ai_sync[5][-3]~q\ & ((\ai_sync[5][0]~q\) # (\ai_sync[5][-2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-3]~q\,
	datab => \ai_sync[5][0]~q\,
	datac => \ai_sync[5][-2]~q\,
	datad => \ai_sync[5][-1]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\);

-- Location: LCCOMB_X55_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X54_Y31_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~32_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) 
-- # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-5]~31\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~32_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\);

-- Location: FF_X54_Y31_N23
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\);

-- Location: LCCOMB_X55_Y30_N22
\br_latched[5][-4]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-4]~172_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & (\br_latched[5][-5]~169\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & 
-- (!\br_latched[5][-5]~169\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & (!\br_latched[5][-5]~169\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & 
-- ((\br_latched[5][-5]~169\) # (GND)))))
-- \br_latched[5][-4]~173\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\ & !\br_latched[5][-5]~169\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\ & 
-- ((!\br_latched[5][-5]~169\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-4]~q\,
	datad => VCC,
	cin => \br_latched[5][-5]~169\,
	combout => \br_latched[5][-4]~172_combout\,
	cout => \br_latched[5][-4]~173\);

-- Location: FF_X55_Y30_N23
\br_latched[5][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-4]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-4]~q\);

-- Location: LCCOMB_X55_Y26_N14
\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~26_combout\ = (\br_latched[7][-4]~q\ & ((\br_latched[5][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\)) # (!\br_latched[5][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\) # (GND))))) # 
-- (!\br_latched[7][-4]~q\ & ((\br_latched[5][-4]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\ & VCC)) # (!\br_latched[5][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\))))
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\ = CARRY((\br_latched[7][-4]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\) # (!\br_latched[5][-4]~q\))) # (!\br_latched[7][-4]~q\ & (!\br_latched[5][-4]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-4]~q\,
	datab => \br_latched[5][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\);

-- Location: FF_X55_Y26_N15
\g_radix4_2:1:u_radix4_2|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~q\);

-- Location: LCCOMB_X58_Y23_N10
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\ = (\ai_sync[6][0]~q\ & ((\ai_sync[6][-2]~q\ & (!\ai_sync[6][-3]~q\)) # (!\ai_sync[6][-2]~q\ & (\ai_sync[6][-3]~q\ & \ai_sync[6][-1]~q\)))) # (!\ai_sync[6][0]~q\ & 
-- ((\ai_sync[6][-2]~q\ & (\ai_sync[6][-3]~q\ & \ai_sync[6][-1]~q\)) # (!\ai_sync[6][-2]~q\ & ((\ai_sync[6][-3]~q\) # (\ai_sync[6][-1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\);

-- Location: LCCOMB_X61_Y23_N2
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\ = (\ai_sync[6][-4]~q\ & \ai_sync[6][-5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[6][-4]~q\,
	datad => \ai_sync[6][-5]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X60_Y23_N28
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|_~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X59_Y23_N18
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~26_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ 
-- & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][10]~21_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~25\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~26_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\);

-- Location: FF_X59_Y23_N19
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\);

-- Location: LCCOMB_X57_Y26_N18
\bi_latched[6][-4]~257\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-4]~257_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & (!\bi_latched[6][-5]~256\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & 
-- ((\bi_latched[6][-5]~256\) # (GND))))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & (\bi_latched[6][-5]~256\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & 
-- (!\bi_latched[6][-5]~256\))))
-- \bi_latched[6][-4]~258\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((!\bi_latched[6][-5]~256\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & !\bi_latched[6][-5]~256\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\,
	datad => VCC,
	cin => \bi_latched[6][-5]~256\,
	combout => \bi_latched[6][-4]~257_combout\,
	cout => \bi_latched[6][-4]~258\);

-- Location: FF_X57_Y26_N19
\bi_latched[6][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-4]~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-4]~q\);

-- Location: LCCOMB_X62_Y26_N14
\ai_sync[4][-4]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-4]~134_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\ & ((\ai_sync[4][-5]~133\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\ & (!\ai_sync[4][-5]~133\))
-- \ai_sync[4][-4]~135\ = CARRY((\g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\) # (!\ai_sync[4][-5]~133\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \ai_sync[4][-5]~133\,
	combout => \ai_sync[4][-4]~134_combout\,
	cout => \ai_sync[4][-4]~135\);

-- Location: FF_X62_Y26_N15
\ai_sync[4][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-4]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-4]~q\);

-- Location: LCCOMB_X61_Y26_N18
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~feeder_combout\ = \ai_sync[4][-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[4][-4]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~feeder_combout\);

-- Location: FF_X61_Y26_N19
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\);

-- Location: LCCOMB_X61_Y26_N8
\bi_latched[4][-4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-4]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-4]~q\,
	combout => \bi_latched[4][-4]~feeder_combout\);

-- Location: FF_X61_Y26_N9
\bi_latched[4][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-4]~q\);

-- Location: LCCOMB_X60_Y26_N18
\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~26_combout\ = (\bi_latched[6][-4]~q\ & ((\bi_latched[4][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\)) # (!\bi_latched[4][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\) # (GND))))) # 
-- (!\bi_latched[6][-4]~q\ & ((\bi_latched[4][-4]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\ & VCC)) # (!\bi_latched[4][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\))))
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\ = CARRY((\bi_latched[6][-4]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\) # (!\bi_latched[4][-4]~q\))) # (!\bi_latched[6][-4]~q\ & (!\bi_latched[4][-4]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-4]~q\,
	datab => \bi_latched[4][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\);

-- Location: FF_X60_Y26_N19
\g_radix4_2:1:u_radix4_2|b1i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~q\);

-- Location: LCCOMB_X52_Y26_N12
\yi_sync[5][-5]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-5]~143_combout\ = ((\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~q\ $ (\yi_sync[5][-6]~142\)))) # (GND)
-- \yi_sync[5][-5]~144\ = CARRY((\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~q\ & !\yi_sync[5][-6]~142\)) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~q\) # 
-- (!\yi_sync[5][-6]~142\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[5][-6]~142\,
	combout => \yi_sync[5][-5]~143_combout\,
	cout => \yi_sync[5][-5]~144\);

-- Location: LCCOMB_X60_Y23_N30
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X58_Y23_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\ = (\ai_sync[6][-2]~q\ & ((\ai_sync[6][-3]~q\ & (\ai_sync[6][0]~q\ & \ai_sync[6][-1]~q\)) # (!\ai_sync[6][-3]~q\ & ((!\ai_sync[6][-1]~q\))))) # (!\ai_sync[6][-2]~q\ & 
-- ((\ai_sync[6][0]~q\ & ((\ai_sync[6][-3]~q\) # (\ai_sync[6][-1]~q\))) # (!\ai_sync[6][0]~q\ & (\ai_sync[6][-3]~q\ & \ai_sync[6][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\);

-- Location: LCCOMB_X59_Y23_N20
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~28_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\ $ 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~27\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~28_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\);

-- Location: FF_X59_Y23_N21
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\);

-- Location: LCCOMB_X57_Y26_N20
\bi_latched[6][-3]~259\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-3]~259_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ $ (\bi_latched[6][-4]~258\)))) # (GND)
-- \bi_latched[6][-3]~260\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ & !\bi_latched[6][-4]~258\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\) # (!\bi_latched[6][-4]~258\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\,
	datad => VCC,
	cin => \bi_latched[6][-4]~258\,
	combout => \bi_latched[6][-3]~259_combout\,
	cout => \bi_latched[6][-3]~260\);

-- Location: FF_X57_Y26_N21
\bi_latched[6][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-3]~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-3]~q\);

-- Location: LCCOMB_X62_Y26_N16
\ai_sync[4][-3]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-3]~136_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\ & (!\ai_sync[4][-4]~135\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\ & (\ai_sync[4][-4]~135\ $ (GND)))
-- \ai_sync[4][-3]~137\ = CARRY((!\g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\ & !\ai_sync[4][-4]~135\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_1:0:u_radix4_1|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \ai_sync[4][-4]~135\,
	combout => \ai_sync[4][-3]~136_combout\,
	cout => \ai_sync[4][-3]~137\);

-- Location: FF_X62_Y26_N17
\ai_sync[4][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-3]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-3]~q\);

-- Location: LCCOMB_X61_Y26_N24
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~feeder_combout\ = \ai_sync[4][-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-3]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~feeder_combout\);

-- Location: FF_X61_Y26_N25
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\);

-- Location: LCCOMB_X61_Y26_N30
\bi_latched[4][-3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-3]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\,
	combout => \bi_latched[4][-3]~feeder_combout\);

-- Location: FF_X61_Y26_N31
\bi_latched[4][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-3]~q\);

-- Location: LCCOMB_X60_Y26_N20
\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~28_combout\ = ((\bi_latched[6][-3]~q\ $ (\bi_latched[4][-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\ = CARRY((\bi_latched[6][-3]~q\ & (\bi_latched[4][-3]~q\ & !\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\)) # (!\bi_latched[6][-3]~q\ & ((\bi_latched[4][-3]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-3]~q\,
	datab => \bi_latched[4][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\);

-- Location: FF_X60_Y26_N21
\g_radix4_2:1:u_radix4_2|b1i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\);

-- Location: LCCOMB_X39_Y14_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ = (\ai_sync[7][0]~q\ & (\ai_sync[7][-3]~q\)) # (!\ai_sync[7][0]~q\ & (!\ai_sync[7][-3]~q\ & ((\ai_sync[7][-2]~q\) # (\ai_sync[7][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\);

-- Location: LCCOMB_X39_Y15_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X38_Y15_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ 
-- & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-4]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\);

-- Location: FF_X38_Y15_N19
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\);

-- Location: LCCOMB_X63_Y17_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~33_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-4]~32\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~33_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\);

-- Location: FF_X63_Y17_N25
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\);

-- Location: LCCOMB_X55_Y15_N24
\br_latched[7][-3]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-3]~178_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ $ (!\br_latched[7][-4]~175\)))) # (GND)
-- \br_latched[7][-3]~179\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\) # (!\br_latched[7][-4]~175\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ & !\br_latched[7][-4]~175\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\,
	datad => VCC,
	cin => \br_latched[7][-4]~175\,
	combout => \br_latched[7][-3]~178_combout\,
	cout => \br_latched[7][-3]~179\);

-- Location: FF_X55_Y15_N25
\br_latched[7][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-3]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-3]~q\);

-- Location: LCCOMB_X50_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\ = (\ai_sync[5][-1]~q\ & (\ai_sync[5][-2]~q\ $ (((!\ai_sync[5][0]~q\))))) # (!\ai_sync[5][-1]~q\ & ((\ai_sync[5][-2]~q\ & (\ai_sync[5][-3]~q\ $ (\ai_sync[5][0]~q\))) # 
-- (!\ai_sync[5][-2]~q\ & (\ai_sync[5][-3]~q\ & \ai_sync[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-1]~q\,
	datab => \ai_sync[5][-2]~q\,
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][0]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\);

-- Location: LCCOMB_X54_Y31_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~34_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~17_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-4]~33\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~34_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\);

-- Location: FF_X54_Y31_N25
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\);

-- Location: LCCOMB_X55_Y30_N24
\br_latched[5][-3]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-3]~176_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ $ (!\br_latched[5][-4]~173\)))) # (GND)
-- \br_latched[5][-3]~177\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\) # (!\br_latched[5][-4]~173\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\ & !\br_latched[5][-4]~173\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-3]~q\,
	datad => VCC,
	cin => \br_latched[5][-4]~173\,
	combout => \br_latched[5][-3]~176_combout\,
	cout => \br_latched[5][-3]~177\);

-- Location: FF_X55_Y30_N25
\br_latched[5][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-3]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-3]~q\);

-- Location: LCCOMB_X55_Y26_N16
\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~28_combout\ = ((\br_latched[7][-3]~q\ $ (\br_latched[5][-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\ = CARRY((\br_latched[7][-3]~q\ & (\br_latched[5][-3]~q\ & !\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\)) # (!\br_latched[7][-3]~q\ & ((\br_latched[5][-3]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-3]~q\,
	datab => \br_latched[5][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\);

-- Location: FF_X55_Y26_N17
\g_radix4_2:1:u_radix4_2|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\);

-- Location: LCCOMB_X52_Y26_N14
\yi_sync[5][-4]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-4]~145_combout\ = (\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\ & (!\yi_sync[5][-5]~144\)) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\ & (\yi_sync[5][-5]~144\ & VCC)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\ & ((\yi_sync[5][-5]~144\) # (GND))) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\ & (!\yi_sync[5][-5]~144\))))
-- \yi_sync[5][-4]~146\ = CARRY((\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\ & !\yi_sync[5][-5]~144\)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\) # 
-- (!\yi_sync[5][-5]~144\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[5][-5]~144\,
	combout => \yi_sync[5][-4]~145_combout\,
	cout => \yi_sync[5][-4]~146\);

-- Location: LCCOMB_X58_Y23_N18
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ = \ai_sync[6][0]~q\ $ (((\ai_sync[6][-2]~q\ & (\ai_sync[6][-3]~q\ & !\ai_sync[6][-1]~q\)) # (!\ai_sync[6][-2]~q\ & ((\ai_sync[6][-1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\);

-- Location: LCCOMB_X59_Y23_N22
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~30_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ 
-- & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\)))) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\)) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\) # (GND)))))
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\ & 
-- !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\) # 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][12]~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~29\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~30_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\);

-- Location: FF_X59_Y23_N23
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\);

-- Location: LCCOMB_X57_Y26_N22
\bi_latched[6][-2]~261\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-2]~261_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & (!\bi_latched[6][-3]~260\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- (\bi_latched[6][-3]~260\ & VCC)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\bi_latched[6][-3]~260\) # (GND))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- (!\bi_latched[6][-3]~260\))))
-- \bi_latched[6][-2]~262\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & !\bi_latched[6][-3]~260\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & 
-- ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\) # (!\bi_latched[6][-3]~260\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\,
	datad => VCC,
	cin => \bi_latched[6][-3]~260\,
	combout => \bi_latched[6][-2]~261_combout\,
	cout => \bi_latched[6][-2]~262\);

-- Location: FF_X57_Y26_N23
\bi_latched[6][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-2]~261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-2]~q\);

-- Location: LCCOMB_X62_Y26_N18
\ai_sync[4][-2]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-2]~138_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\ & ((\ai_sync[4][-3]~137\) # (GND))) # (!\g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\ & (!\ai_sync[4][-3]~137\))
-- \ai_sync[4][-2]~139\ = CARRY((\g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\) # (!\ai_sync[4][-3]~137\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:0:u_radix4_1|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \ai_sync[4][-3]~137\,
	combout => \ai_sync[4][-2]~138_combout\,
	cout => \ai_sync[4][-2]~139\);

-- Location: FF_X62_Y26_N19
\ai_sync[4][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-2]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-2]~q\);

-- Location: LCCOMB_X61_Y26_N2
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~feeder_combout\ = \ai_sync[4][-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][-2]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~feeder_combout\);

-- Location: FF_X61_Y26_N3
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\);

-- Location: LCCOMB_X61_Y26_N16
\bi_latched[4][-2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-2]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\,
	combout => \bi_latched[4][-2]~feeder_combout\);

-- Location: FF_X61_Y26_N17
\bi_latched[4][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-2]~q\);

-- Location: LCCOMB_X60_Y26_N22
\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~30_combout\ = (\bi_latched[6][-2]~q\ & ((\bi_latched[4][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\)) # (!\bi_latched[4][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\) # (GND))))) # 
-- (!\bi_latched[6][-2]~q\ & ((\bi_latched[4][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\ & VCC)) # (!\bi_latched[4][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\))))
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\ = CARRY((\bi_latched[6][-2]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\) # (!\bi_latched[4][-2]~q\))) # (!\bi_latched[6][-2]~q\ & (!\bi_latched[4][-2]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-2]~q\,
	datab => \bi_latched[4][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\);

-- Location: FF_X60_Y26_N23
\g_radix4_2:1:u_radix4_2|b1i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~q\);

-- Location: LCCOMB_X50_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\ = (\ai_sync[5][-1]~q\ & ((\ai_sync[5][-2]~q\) # ((\ai_sync[5][0]~q\)))) # (!\ai_sync[5][-1]~q\ & (\ai_sync[5][-2]~q\ & (\ai_sync[5][-3]~q\ & \ai_sync[5][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-1]~q\,
	datab => \ai_sync[5][-2]~q\,
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][0]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\);

-- Location: LCCOMB_X54_Y31_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~36_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) 
-- # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~18_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-3]~35\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~36_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\);

-- Location: FF_X54_Y31_N27
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\);

-- Location: LCCOMB_X55_Y30_N26
\br_latched[5][-2]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-2]~180_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & (\br_latched[5][-3]~177\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & 
-- (!\br_latched[5][-3]~177\)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & (!\br_latched[5][-3]~177\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & 
-- ((\br_latched[5][-3]~177\) # (GND)))))
-- \br_latched[5][-2]~181\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & !\br_latched[5][-3]~177\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & 
-- ((!\br_latched[5][-3]~177\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\,
	datad => VCC,
	cin => \br_latched[5][-3]~177\,
	combout => \br_latched[5][-2]~180_combout\,
	cout => \br_latched[5][-2]~181\);

-- Location: FF_X55_Y30_N27
\br_latched[5][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-2]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-2]~q\);

-- Location: LCCOMB_X39_Y14_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ = (\ai_sync[7][0]~q\ & (((\ai_sync[7][-2]~q\)))) # (!\ai_sync[7][0]~q\ & ((\ai_sync[7][-3]~q\ & (\ai_sync[7][-2]~q\)) # (!\ai_sync[7][-3]~q\ & (!\ai_sync[7][-2]~q\ & 
-- \ai_sync[7][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\);

-- Location: LCCOMB_X38_Y15_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ 
-- $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ 
-- & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-3]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\);

-- Location: FF_X38_Y15_N21
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\);

-- Location: LCCOMB_X63_Y17_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~35_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\ar_sync[15][-1]~q\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~36\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\ar_sync[15][-1]~q\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\))) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\ar_sync[15][-1]~q\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \ar_sync[15][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-3]~34\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~35_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~36\);

-- Location: FF_X63_Y17_N27
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\);

-- Location: LCCOMB_X55_Y15_N26
\br_latched[7][-2]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-2]~182_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & (\br_latched[7][-3]~179\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & 
-- (!\br_latched[7][-3]~179\)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & (!\br_latched[7][-3]~179\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & 
-- ((\br_latched[7][-3]~179\) # (GND)))))
-- \br_latched[7][-2]~183\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\ & !\br_latched[7][-3]~179\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\ & 
-- ((!\br_latched[7][-3]~179\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~q\,
	datad => VCC,
	cin => \br_latched[7][-3]~179\,
	combout => \br_latched[7][-2]~182_combout\,
	cout => \br_latched[7][-2]~183\);

-- Location: FF_X55_Y15_N27
\br_latched[7][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-2]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-2]~q\);

-- Location: LCCOMB_X55_Y26_N18
\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~30_combout\ = (\br_latched[5][-2]~q\ & ((\br_latched[7][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\)) # (!\br_latched[7][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\ & VCC)))) # 
-- (!\br_latched[5][-2]~q\ & ((\br_latched[7][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\) # (GND))) # (!\br_latched[7][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\))))
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\ = CARRY((\br_latched[5][-2]~q\ & (\br_latched[7][-2]~q\ & !\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\)) # (!\br_latched[5][-2]~q\ & ((\br_latched[7][-2]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-2]~q\,
	datab => \br_latched[7][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\);

-- Location: FF_X55_Y26_N19
\g_radix4_2:1:u_radix4_2|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~q\);

-- Location: LCCOMB_X52_Y26_N16
\yi_sync[5][-3]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-3]~147_combout\ = ((\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~q\ $ (\yi_sync[5][-4]~146\)))) # (GND)
-- \yi_sync[5][-3]~148\ = CARRY((\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~q\ & ((!\yi_sync[5][-4]~146\) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~q\))) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~q\ & 
-- !\yi_sync[5][-4]~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[5][-4]~146\,
	combout => \yi_sync[5][-3]~147_combout\,
	cout => \yi_sync[5][-3]~148\);

-- Location: LCCOMB_X58_Y23_N4
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\ = (\ai_sync[6][0]~q\ & ((\ai_sync[6][-1]~q\) # ((\ai_sync[6][-2]~q\ & \ai_sync[6][-3]~q\)))) # (!\ai_sync[6][0]~q\ & (\ai_sync[6][-2]~q\ & ((\ai_sync[6][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[6][0]~q\,
	datab => \ai_sync[6][-2]~q\,
	datac => \ai_sync[6][-3]~q\,
	datad => \ai_sync[6][-1]~q\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\);

-- Location: LCCOMB_X59_Y23_N24
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~32_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\ 
-- $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\)))) # (GND)
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~33\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\) 
-- # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\ 
-- & !\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[2][13]~23_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~31\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~32_combout\,
	cout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~33\);

-- Location: FF_X59_Y23_N25
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\);

-- Location: LCCOMB_X57_Y26_N24
\bi_latched[6][-1]~263\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][-1]~263_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ $ (\bi_latched[6][-2]~262\)))) # (GND)
-- \bi_latched[6][-1]~264\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & ((!\bi_latched[6][-2]~262\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & 
-- (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ & !\bi_latched[6][-2]~262\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \bi_latched[6][-2]~262\,
	combout => \bi_latched[6][-1]~263_combout\,
	cout => \bi_latched[6][-1]~264\);

-- Location: FF_X57_Y26_N25
\bi_latched[6][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][-1]~263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][-1]~q\);

-- Location: LCCOMB_X62_Y26_N20
\ai_sync[4][-1]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][-1]~140_combout\ = (\g_radix4_1:0:u_radix4_1|b3r_latched\(0) & (!\ai_sync[4][-2]~139\ & VCC)) # (!\g_radix4_1:0:u_radix4_1|b3r_latched\(0) & (\ai_sync[4][-2]~139\ $ (GND)))
-- \ai_sync[4][-1]~141\ = CARRY((!\g_radix4_1:0:u_radix4_1|b3r_latched\(0) & !\ai_sync[4][-2]~139\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_1:0:u_radix4_1|b3r_latched\(0),
	datad => VCC,
	cin => \ai_sync[4][-2]~139\,
	combout => \ai_sync[4][-1]~140_combout\,
	cout => \ai_sync[4][-1]~141\);

-- Location: FF_X62_Y26_N21
\ai_sync[4][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][-1]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][-1]~q\);

-- Location: LCCOMB_X61_Y26_N12
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~feeder_combout\ = \ai_sync[4][-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[4][-1]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~feeder_combout\);

-- Location: FF_X61_Y26_N13
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\);

-- Location: LCCOMB_X61_Y26_N26
\bi_latched[4][-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[4][-1]~feeder_combout\ = \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\,
	combout => \bi_latched[4][-1]~feeder_combout\);

-- Location: FF_X61_Y26_N27
\bi_latched[4][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[4][-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][-1]~q\);

-- Location: LCCOMB_X60_Y26_N24
\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~32_combout\ = ((\bi_latched[6][-1]~q\ $ (\bi_latched[4][-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\ = CARRY((\bi_latched[6][-1]~q\ & (\bi_latched[4][-1]~q\ & !\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\)) # (!\bi_latched[6][-1]~q\ & ((\bi_latched[4][-1]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-1]~q\,
	datab => \bi_latched[4][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\);

-- Location: FF_X60_Y26_N25
\g_radix4_2:1:u_radix4_2|b1i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\);

-- Location: LCCOMB_X54_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~38_combout\ = (\ai_sync[5][0]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\ & 
-- VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\)))) # (!\ai_sync[5][0]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~39\ = CARRY((\ai_sync[5][0]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\)) # 
-- (!\ai_sync[5][0]~q\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][0]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-2]~37\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~38_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~39\);

-- Location: FF_X54_Y31_N29
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\);

-- Location: LCCOMB_X55_Y30_N28
\br_latched[5][-1]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][-1]~184_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ $ (!\br_latched[5][-2]~181\)))) # (GND)
-- \br_latched[5][-1]~185\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\) # (!\br_latched[5][-2]~181\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ & !\br_latched[5][-2]~181\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\,
	datad => VCC,
	cin => \br_latched[5][-2]~181\,
	combout => \br_latched[5][-1]~184_combout\,
	cout => \br_latched[5][-1]~185\);

-- Location: FF_X55_Y30_N29
\br_latched[5][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][-1]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][-1]~q\);

-- Location: LCCOMB_X39_Y14_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ = (\ai_sync[7][-1]~q\ & ((\ai_sync[7][0]~q\) # ((\ai_sync[7][-3]~q\) # (\ai_sync[7][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\);

-- Location: LCCOMB_X38_Y15_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~34_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ 
-- & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~35\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-2]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~34_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~35\);

-- Location: FF_X38_Y15_N23
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\);

-- Location: LCCOMB_X63_Y17_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~37_combout\ = \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ (\ar_sync[15][-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datab => \ar_sync[15][-1]~q\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-2]~36\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~37_combout\);

-- Location: FF_X63_Y17_N29
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\);

-- Location: LCCOMB_X55_Y15_N28
\br_latched[7][-1]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][-1]~186_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ $ (!\br_latched[7][-2]~183\)))) # (GND)
-- \br_latched[7][-1]~187\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\) # (!\br_latched[7][-2]~183\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ & !\br_latched[7][-2]~183\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\,
	datad => VCC,
	cin => \br_latched[7][-2]~183\,
	combout => \br_latched[7][-1]~186_combout\,
	cout => \br_latched[7][-1]~187\);

-- Location: FF_X55_Y15_N29
\br_latched[7][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][-1]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][-1]~q\);

-- Location: LCCOMB_X55_Y26_N20
\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~32_combout\ = ((\br_latched[5][-1]~q\ $ (\br_latched[7][-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\ = CARRY((\br_latched[5][-1]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\) # (!\br_latched[7][-1]~q\))) # (!\br_latched[5][-1]~q\ & (!\br_latched[7][-1]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-1]~q\,
	datab => \br_latched[7][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\);

-- Location: FF_X55_Y26_N21
\g_radix4_2:1:u_radix4_2|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\);

-- Location: LCCOMB_X52_Y26_N18
\yi_sync[5][-2]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-2]~149_combout\ = (\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\ & (!\yi_sync[5][-3]~148\)) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\ & (\yi_sync[5][-3]~148\ & VCC)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\ & ((\yi_sync[5][-3]~148\) # (GND))) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\ & (!\yi_sync[5][-3]~148\))))
-- \yi_sync[5][-2]~150\ = CARRY((\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\ & !\yi_sync[5][-3]~148\)) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\) # 
-- (!\yi_sync[5][-3]~148\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[5][-3]~148\,
	combout => \yi_sync[5][-2]~149_combout\,
	cout => \yi_sync[5][-2]~150\);

-- Location: LCCOMB_X38_Y15_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[0]~36_combout\ = \ai_sync[7][0]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~35\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[-1]~35\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[0]~36_combout\);

-- Location: FF_X38_Y15_N25
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1\(0));

-- Location: LCCOMB_X55_Y15_N30
\br_latched[7][0]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[7][0]~190_combout\ = \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\ $ (\br_latched[7][-1]~187\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w0[-1]~q\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w1\(0),
	cin => \br_latched[7][-1]~187\,
	combout => \br_latched[7][0]~190_combout\);

-- Location: FF_X55_Y15_N31
\br_latched[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[7][0]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[7][0]~q\);

-- Location: LCCOMB_X54_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[0]~40_combout\ = \ai_sync[5][0]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~39\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][0]~q\,
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[-1]~39\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[0]~40_combout\);

-- Location: FF_X54_Y31_N31
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1\(0));

-- Location: LCCOMB_X55_Y30_N30
\br_latched[5][0]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[5][0]~188_combout\ = \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1\(0) $ (\br_latched[5][-1]~185\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w1\(0),
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w0\(0),
	cin => \br_latched[5][-1]~185\,
	combout => \br_latched[5][0]~188_combout\);

-- Location: FF_X55_Y30_N31
\br_latched[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[5][0]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[5][0]~q\);

-- Location: LCCOMB_X55_Y26_N22
\g_radix4_2:1:u_radix4_2|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~34_combout\ = (\br_latched[7][0]~q\ & ((\br_latched[5][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\)) # (!\br_latched[5][0]~q\ & ((\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\) # (GND))))) # 
-- (!\br_latched[7][0]~q\ & ((\br_latched[5][0]~q\ & (\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\ & VCC)) # (!\br_latched[5][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\))))
-- \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~35\ = CARRY((\br_latched[7][0]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\) # (!\br_latched[5][0]~q\))) # (!\br_latched[7][0]~q\ & (!\br_latched[5][0]~q\ & !\g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][0]~q\,
	datab => \br_latched[5][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~35\);

-- Location: FF_X55_Y26_N23
\g_radix4_2:1:u_radix4_2|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~q\);

-- Location: LCCOMB_X62_Y26_N22
\ai_sync[4][0]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ai_sync[4][0]~142_combout\ = \ai_sync[4][-1]~141\ $ (!\g_radix4_1:0:u_radix4_1|b3r_latched\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_1:0:u_radix4_1|b3r_latched\(0),
	cin => \ai_sync[4][-1]~141\,
	combout => \ai_sync[4][0]~142_combout\);

-- Location: FF_X62_Y26_N23
\ai_sync[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ai_sync[4][0]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ai_sync[4][0]~q\);

-- Location: LCCOMB_X61_Y26_N10
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[0]~feeder_combout\ = \ai_sync[4][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ai_sync[4][0]~q\,
	combout => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[0]~feeder_combout\);

-- Location: FF_X61_Y26_N11
\g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1\(0));

-- Location: FF_X60_Y26_N5
\bi_latched[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \g_NEDA_block1:0:g_NEDA_block2:1:u_neda|sub_w1\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[4][0]~q\);

-- Location: LCCOMB_X59_Y23_N26
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[0]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[0]~34_combout\ = \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\ai_sync[6][0]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \ai_sync[6][0]~q\,
	cin => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~33\,
	combout => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[0]~34_combout\);

-- Location: FF_X59_Y23_N27
\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2\(0));

-- Location: LCCOMB_X57_Y26_N26
\bi_latched[6][0]~265\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[6][0]~265_combout\ = \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2\(0) $ (\bi_latched[6][-1]~264\ $ (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2\(0),
	datad => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0),
	cin => \bi_latched[6][-1]~264\,
	combout => \bi_latched[6][0]~265_combout\);

-- Location: FF_X57_Y26_N27
\bi_latched[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[6][0]~265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[6][0]~q\);

-- Location: LCCOMB_X60_Y26_N26
\g_radix4_2:1:u_radix4_2|b1i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~34_combout\ = (\bi_latched[4][0]~q\ & ((\bi_latched[6][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\)) # (!\bi_latched[6][0]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\ & VCC)))) # 
-- (!\bi_latched[4][0]~q\ & ((\bi_latched[6][0]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\) # (GND))) # (!\bi_latched[6][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\))))
-- \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~35\ = CARRY((\bi_latched[4][0]~q\ & (\bi_latched[6][0]~q\ & !\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\)) # (!\bi_latched[4][0]~q\ & ((\bi_latched[6][0]~q\) # (!\g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][0]~q\,
	datab => \bi_latched[6][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~35\);

-- Location: FF_X60_Y26_N27
\g_radix4_2:1:u_radix4_2|b1i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~q\);

-- Location: LCCOMB_X52_Y26_N20
\yi_sync[5][-1]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][-1]~151_combout\ = ((\g_radix4_2:1:u_radix4_2|b3r_latched[-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-1]~q\ $ (\yi_sync[5][-2]~150\)))) # (GND)
-- \yi_sync[5][-1]~152\ = CARRY((\g_radix4_2:1:u_radix4_2|b3r_latched[-1]~q\ & (\g_radix4_2:1:u_radix4_2|b1i_latched[-1]~q\ & !\yi_sync[5][-2]~150\)) # (!\g_radix4_2:1:u_radix4_2|b3r_latched[-1]~q\ & ((\g_radix4_2:1:u_radix4_2|b1i_latched[-1]~q\) # 
-- (!\yi_sync[5][-2]~150\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[5][-2]~150\,
	combout => \yi_sync[5][-1]~151_combout\,
	cout => \yi_sync[5][-1]~152\);

-- Location: LCCOMB_X55_Y26_N24
\g_radix4_2:1:u_radix4_2|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3r_latched[0]~36_combout\ = \br_latched[7][0]~q\ $ (\g_radix4_2:1:u_radix4_2|b3r_latched[-1]~35\ $ (\br_latched[5][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][0]~q\,
	datad => \br_latched[5][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b3r_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b3r_latched[0]~36_combout\);

-- Location: FF_X55_Y26_N25
\g_radix4_2:1:u_radix4_2|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3r_latched\(0));

-- Location: LCCOMB_X60_Y26_N28
\g_radix4_2:1:u_radix4_2|b1i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1i_latched[0]~36_combout\ = \bi_latched[4][0]~q\ $ (\g_radix4_2:1:u_radix4_2|b1i_latched[-1]~35\ $ (\bi_latched[6][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[4][0]~q\,
	datad => \bi_latched[6][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b1i_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b1i_latched[0]~36_combout\);

-- Location: FF_X60_Y26_N29
\g_radix4_2:1:u_radix4_2|b1i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1i_latched\(0));

-- Location: LCCOMB_X52_Y26_N22
\yi_sync[5][0]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[5][0]~153_combout\ = \g_radix4_2:1:u_radix4_2|b3r_latched\(0) $ (\yi_sync[5][-1]~152\ $ (!\g_radix4_2:1:u_radix4_2|b1i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_2:1:u_radix4_2|b3r_latched\(0),
	datad => \g_radix4_2:1:u_radix4_2|b1i_latched\(0),
	cin => \yi_sync[5][-1]~152\,
	combout => \yi_sync[5][0]~153_combout\);

-- Location: DSPMULT_X48_Y26_N0
\Mult11|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y26_N2
\Mult11|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\ = (\ai_sync[5][-11]~q\ & (((\ai_sync[5][-8]~q\ & \ai_sync[5][-9]~q\)) # (!\ai_sync[5][-10]~q\))) # (!\ai_sync[5][-11]~q\ & ((\ai_sync[5][-10]~q\) # ((!\ai_sync[5][-8]~q\ & 
-- !\ai_sync[5][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-11]~q\,
	datac => \ai_sync[5][-10]~q\,
	datad => \ai_sync[5][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\);

-- Location: LCCOMB_X56_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\ = (\ai_sync[5][-7]~q\ & ((\ai_sync[5][-4]~q\ & (!\ai_sync[5][-5]~q\ & \ai_sync[5][-6]~q\)) # (!\ai_sync[5][-4]~q\ & (\ai_sync[5][-5]~q\ $ (!\ai_sync[5][-6]~q\))))) # 
-- (!\ai_sync[5][-7]~q\ & (\ai_sync[5][-4]~q\ $ (((\ai_sync[5][-5]~q\ & !\ai_sync[5][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\);

-- Location: LCCOMB_X56_Y31_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\ = (\ai_sync[5][-10]~q\ & (\ai_sync[5][-11]~q\ $ (((!\ai_sync[5][-9]~q\) # (!\ai_sync[5][-8]~q\))))) # (!\ai_sync[5][-10]~q\ & (!\ai_sync[5][-11]~q\ & ((\ai_sync[5][-8]~q\) # 
-- (\ai_sync[5][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-10]~q\,
	datab => \ai_sync[5][-8]~q\,
	datac => \ai_sync[5][-9]~q\,
	datad => \ai_sync[5][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\);

-- Location: LCCOMB_X56_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ = \ai_sync[5][-5]~q\ $ (((\ai_sync[5][-7]~q\ & (\ai_sync[5][-4]~q\ & !\ai_sync[5][-6]~q\)) # (!\ai_sync[5][-7]~q\ & ((\ai_sync[5][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X56_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ = (\ai_sync[5][-10]~q\ & ((\ai_sync[5][-8]~q\ & (\ai_sync[5][-9]~q\)) # (!\ai_sync[5][-8]~q\ & ((!\ai_sync[5][-11]~q\) # (!\ai_sync[5][-9]~q\))))) # (!\ai_sync[5][-10]~q\ & 
-- (!\ai_sync[5][-8]~q\ & ((\ai_sync[5][-9]~q\) # (\ai_sync[5][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-10]~q\,
	datab => \ai_sync[5][-8]~q\,
	datac => \ai_sync[5][-9]~q\,
	datad => \ai_sync[5][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X56_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\ = \ai_sync[5][-6]~q\ $ (((\ai_sync[5][-7]~q\ & !\ai_sync[5][-4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datac => \ai_sync[5][-4]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\);

-- Location: LCCOMB_X56_Y31_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ = (\ai_sync[5][-10]~q\ & ((\ai_sync[5][-8]~q\ & (\ai_sync[5][-9]~q\)) # (!\ai_sync[5][-8]~q\ & ((\ai_sync[5][-11]~q\) # (!\ai_sync[5][-9]~q\))))) # (!\ai_sync[5][-10]~q\ & 
-- (!\ai_sync[5][-9]~q\ & ((\ai_sync[5][-8]~q\) # (\ai_sync[5][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-10]~q\,
	datab => \ai_sync[5][-8]~q\,
	datac => \ai_sync[5][-9]~q\,
	datad => \ai_sync[5][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6_combout\);

-- Location: LCCOMB_X57_Y31_N28
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5_combout\ = \ai_sync[5][-4]~q\ $ (\ai_sync[5][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[5][-4]~q\,
	datad => \ai_sync[5][-7]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5_combout\);

-- Location: LCCOMB_X52_Y31_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7_combout\ = (\ai_sync[5][-10]~q\ & (\ai_sync[5][-8]~q\ $ (((\ai_sync[5][-11]~q\ & \ai_sync[5][-9]~q\))))) # (!\ai_sync[5][-10]~q\ & ((\ai_sync[5][-8]~q\ & (!\ai_sync[5][-11]~q\ & 
-- !\ai_sync[5][-9]~q\)) # (!\ai_sync[5][-8]~q\ & (\ai_sync[5][-11]~q\ $ (\ai_sync[5][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-8]~q\,
	datab => \ai_sync[5][-10]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-9]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7_combout\);

-- Location: LCCOMB_X56_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]~combout\ = \ai_sync[5][-9]~q\ $ (((\ai_sync[5][-10]~q\ & ((!\ai_sync[5][-11]~q\))) # (!\ai_sync[5][-10]~q\ & (\ai_sync[5][-8]~q\ & \ai_sync[5][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-10]~q\,
	datab => \ai_sync[5][-8]~q\,
	datac => \ai_sync[5][-9]~q\,
	datad => \ai_sync[5][-11]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X57_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][6]~8_combout\ = \ai_sync[5][-10]~q\ $ (((!\ai_sync[5][-8]~q\ & \ai_sync[5][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[5][-8]~q\,
	datac => \ai_sync[5][-11]~q\,
	datad => \ai_sync[5][-10]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][6]~8_combout\);

-- Location: LCCOMB_X57_Y31_N0
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][6]~8_combout\ & \ai_sync[5][-7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][6]~8_combout\,
	datab => \ai_sync[5][-7]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X57_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]~combout\ & (!\ai_sync[5][-6]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]~combout\ & 
-- ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\ai_sync[5][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][7]~combout\,
	datab => \ai_sync[5][-6]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X57_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\ai_sync[5][-5]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\ai_sync[5][-5]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-5]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][8]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X57_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~6_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~5_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X57_Y31_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][6]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X57_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~4_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X57_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~3_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][8]~2_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X58_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \ai_sync[5][-3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \ai_sync[5][-3]~q\,
	datad => VCC,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\);

-- Location: LCCOMB_X58_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ai_sync[5][-2]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\ & VCC)) # (!\ai_sync[5][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\ai_sync[5][-2]~q\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\)) # (!\ai_sync[5][-2]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\ai_sync[5][-2]~q\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\) # 
-- (!\ai_sync[5][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \ai_sync[5][-2]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\);

-- Location: LCCOMB_X58_Y31_N6
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\ai_sync[5][-1]~q\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\ai_sync[5][-1]~q\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\))) 
-- # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\ai_sync[5][-1]~q\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \ai_sync[5][-1]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\);

-- Location: FF_X58_Y31_N7
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\);

-- Location: FF_X58_Y31_N5
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\);

-- Location: LCCOMB_X58_Y29_N2
\bi_latched[5][-11]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-11]~267_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & ((GND) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ $ (GND)))
-- \bi_latched[5][-11]~268\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\,
	datad => VCC,
	combout => \bi_latched[5][-11]~267_combout\,
	cout => \bi_latched[5][-11]~268\);

-- Location: LCCOMB_X58_Y29_N4
\bi_latched[5][-10]~269\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-10]~269_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & (!\bi_latched[5][-11]~268\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & 
-- ((\bi_latched[5][-11]~268\) # (GND))))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & (\bi_latched[5][-11]~268\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & 
-- (!\bi_latched[5][-11]~268\))))
-- \bi_latched[5][-10]~270\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((!\bi_latched[5][-11]~268\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & !\bi_latched[5][-11]~268\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\,
	datad => VCC,
	cin => \bi_latched[5][-11]~268\,
	combout => \bi_latched[5][-10]~269_combout\,
	cout => \bi_latched[5][-10]~270\);

-- Location: FF_X58_Y29_N5
\bi_latched[5][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-10]~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-10]~q\);

-- Location: LCCOMB_X42_Y15_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ = (\ai_sync[7][-8]~q\ & (!\ai_sync[7][-9]~q\ & ((!\ai_sync[7][-10]~q\) # (!\ai_sync[7][-11]~q\)))) # (!\ai_sync[7][-8]~q\ & (((\ai_sync[7][-9]~q\ & \ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-11]~q\,
	datab => \ai_sync[7][-8]~q\,
	datac => \ai_sync[7][-9]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\);

-- Location: LCCOMB_X42_Y15_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ = \ai_sync[7][-8]~q\ $ (((\ai_sync[7][-9]~q\ & ((!\ai_sync[7][-10]~q\))) # (!\ai_sync[7][-9]~q\ & (\ai_sync[7][-11]~q\ & \ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-11]~q\,
	datab => \ai_sync[7][-9]~q\,
	datac => \ai_sync[7][-8]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\);

-- Location: LCCOMB_X42_Y14_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ = \ai_sync[7][-9]~q\ $ (((!\ai_sync[7][-11]~q\ & \ai_sync[7][-10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-11]~q\,
	datac => \ai_sync[7][-9]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X42_Y14_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\ = \ai_sync[7][-11]~q\ $ (\ai_sync[7][-10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-11]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\);

-- Location: LCCOMB_X41_Y15_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ = (\ai_sync[7][-7]~q\ & (((\ai_sync[7][-6]~q\)))) # (!\ai_sync[7][-7]~q\ & (!\ai_sync[7][-6]~q\ & ((\ai_sync[7][-5]~q\) # (\ai_sync[7][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X41_Y15_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\ = (!\ai_sync[7][-7]~q\ & ((\ai_sync[7][-5]~q\) # ((\ai_sync[7][-4]~q\) # (\ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-4]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\);

-- Location: LCCOMB_X42_Y15_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]~combout\ = \ai_sync[7][-4]~q\ $ (((\ai_sync[7][-5]~q\) # ((\ai_sync[7][-7]~q\) # (\ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-6]~q\,
	datad => \ai_sync[7][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]~combout\);

-- Location: LCCOMB_X41_Y15_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]~combout\ = \ai_sync[7][-5]~q\ $ (((\ai_sync[7][-7]~q\) # (\ai_sync[7][-6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datac => \ai_sync[7][-7]~q\,
	datad => \ai_sync[7][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]~combout\);

-- Location: LCCOMB_X41_Y14_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ = \ai_sync[7][-6]~q\ $ (\ai_sync[7][-7]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ai_sync[7][-6]~q\,
	datad => \ai_sync[7][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\);

-- Location: LCCOMB_X42_Y15_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]~combout\ = (\ai_sync[7][-11]~q\ & (((\ai_sync[7][-10]~q\)))) # (!\ai_sync[7][-11]~q\ & (!\ai_sync[7][-10]~q\ & ((\ai_sync[7][-8]~q\) # (\ai_sync[7][-9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-11]~q\,
	datab => \ai_sync[7][-8]~q\,
	datac => \ai_sync[7][-9]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]~combout\);

-- Location: LCCOMB_X42_Y15_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][4]~5_combout\ = (!\ai_sync[7][-11]~q\ & ((\ai_sync[7][-8]~q\) # ((\ai_sync[7][-9]~q\) # (\ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-11]~q\,
	datab => \ai_sync[7][-8]~q\,
	datac => \ai_sync[7][-9]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][4]~5_combout\);

-- Location: LCCOMB_X41_Y14_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ai_sync[7][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][4]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][4]~5_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X41_Y14_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X41_Y14_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][13]~9_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][2]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X41_Y14_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][3]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[0][14]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X41_Y14_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\ai_sync[7][-11]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\ai_sync[7][-11]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # (!\ai_sync[7][-11]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-11]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][4]~3_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X41_Y14_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][9]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X41_Y14_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][13]~14_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X41_Y14_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][14]~15_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][11]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X41_Y14_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\ai_sync[7][-7]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\ai_sync[7][-7]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # (!\ai_sync[7][-7]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][12]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X39_Y14_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\ = \ai_sync[7][0]~q\ $ (((\ai_sync[7][-3]~q\) # ((\ai_sync[7][-2]~q\) # (\ai_sync[7][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\);

-- Location: LCCOMB_X39_Y14_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]~combout\ = \ai_sync[7][-1]~q\ $ (((\ai_sync[7][-3]~q\) # (\ai_sync[7][-2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]~combout\);

-- Location: LCCOMB_X40_Y14_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6_combout\ = \ai_sync[7][-2]~q\ $ (\ai_sync[7][-3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][-2]~q\,
	datac => \ai_sync[7][-3]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6_combout\);

-- Location: LCCOMB_X40_Y14_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\ = CARRY((\ai_sync[7][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\);

-- Location: LCCOMB_X40_Y14_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6_combout\ 
-- & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][1]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~13_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15_cout\);

-- Location: LCCOMB_X40_Y14_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][2]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~15_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\);

-- Location: LCCOMB_X40_Y14_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\)) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][3]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~17_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\);

-- Location: LCCOMB_X40_Y14_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ 
-- & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][11]~16_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\);

-- Location: FF_X40_Y14_N9
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\);

-- Location: LCCOMB_X60_Y17_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\ = (\ar_sync[15][-6]~q\ & (\ar_sync[15][-4]~q\ $ (((\ar_sync[15][-7]~q\ & \ar_sync[15][-5]~q\))))) # (!\ar_sync[15][-6]~q\ & ((\ar_sync[15][-7]~q\ & (!\ar_sync[15][-4]~q\ & 
-- !\ar_sync[15][-5]~q\)) # (!\ar_sync[15][-7]~q\ & (\ar_sync[15][-4]~q\ $ (\ar_sync[15][-5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-4]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\);

-- Location: LCCOMB_X62_Y18_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\ = (\ar_sync[15][-10]~q\ & (((\ar_sync[15][-9]~q\ & \ar_sync[15][-8]~q\)) # (!\ar_sync[15][-11]~q\))) # (!\ar_sync[15][-10]~q\ & ((\ar_sync[15][-11]~q\) # 
-- ((!\ar_sync[15][-9]~q\ & !\ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-10]~q\,
	datab => \ar_sync[15][-9]~q\,
	datac => \ar_sync[15][-8]~q\,
	datad => \ar_sync[15][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\);

-- Location: LCCOMB_X62_Y19_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\ = (\ar_sync[15][-10]~q\ & (\ar_sync[15][-11]~q\ $ (((!\ar_sync[15][-8]~q\) # (!\ar_sync[15][-9]~q\))))) # (!\ar_sync[15][-10]~q\ & (!\ar_sync[15][-11]~q\ & 
-- ((\ar_sync[15][-9]~q\) # (\ar_sync[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\);

-- Location: LCCOMB_X61_Y17_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ = \ar_sync[15][-5]~q\ $ (((\ar_sync[15][-6]~q\ & ((!\ar_sync[15][-7]~q\))) # (!\ar_sync[15][-6]~q\ & (\ar_sync[15][-4]~q\ & \ar_sync[15][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\);

-- Location: LCCOMB_X60_Y17_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\ = \ar_sync[15][-6]~q\ $ (((!\ar_sync[15][-4]~q\ & \ar_sync[15][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\);

-- Location: LCCOMB_X62_Y19_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ = (\ar_sync[15][-8]~q\ & (((\ar_sync[15][-9]~q\ & \ar_sync[15][-10]~q\)))) # (!\ar_sync[15][-8]~q\ & ((\ar_sync[15][-11]~q\ & ((!\ar_sync[15][-10]~q\) # 
-- (!\ar_sync[15][-9]~q\))) # (!\ar_sync[15][-11]~q\ & ((\ar_sync[15][-9]~q\) # (\ar_sync[15][-10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\);

-- Location: LCCOMB_X61_Y17_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7_combout\ = \ar_sync[15][-7]~q\ $ (\ar_sync[15][-4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7_combout\);

-- Location: LCCOMB_X61_Y18_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8_combout\ = (\ar_sync[15][-10]~q\ & ((\ar_sync[15][-8]~q\ & (\ar_sync[15][-9]~q\)) # (!\ar_sync[15][-8]~q\ & ((\ar_sync[15][-11]~q\) # (!\ar_sync[15][-9]~q\))))) # 
-- (!\ar_sync[15][-10]~q\ & (!\ar_sync[15][-9]~q\ & ((\ar_sync[15][-8]~q\) # (\ar_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-10]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8_combout\);

-- Location: LCCOMB_X62_Y19_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]~combout\ = (\ar_sync[15][-11]~q\ & ((\ar_sync[15][-10]~q\ & (\ar_sync[15][-9]~q\ $ (\ar_sync[15][-8]~q\))) # (!\ar_sync[15][-10]~q\ & (!\ar_sync[15][-9]~q\ & !\ar_sync[15][-8]~q\)))) # 
-- (!\ar_sync[15][-11]~q\ & (\ar_sync[15][-8]~q\ $ (((!\ar_sync[15][-10]~q\ & \ar_sync[15][-9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-11]~q\,
	datab => \ar_sync[15][-10]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-8]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]~combout\);

-- Location: LCCOMB_X61_Y18_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]~combout\ = \ar_sync[15][-9]~q\ $ (((\ar_sync[15][-10]~q\ & ((!\ar_sync[15][-11]~q\))) # (!\ar_sync[15][-10]~q\ & (\ar_sync[15][-8]~q\ & \ar_sync[15][-11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-10]~q\,
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-9]~q\,
	datad => \ar_sync[15][-11]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]~combout\);

-- Location: LCCOMB_X62_Y19_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][6]~combout\ = \ar_sync[15][-10]~q\ $ (((!\ar_sync[15][-8]~q\ & \ar_sync[15][-11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ar_sync[15][-8]~q\,
	datac => \ar_sync[15][-11]~q\,
	datad => \ar_sync[15][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][6]~combout\);

-- Location: LCCOMB_X61_Y18_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\ar_sync[15][-7]~q\ & \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][6]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][6]~combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X61_Y18_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]~combout\ & (!\ar_sync[15][-6]~q\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]~combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\ar_sync[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][7]~combout\,
	datab => \ar_sync[15][-6]~q\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X61_Y18_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\ar_sync[15][-5]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]~combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # (!\ar_sync[15][-5]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][8]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X61_Y18_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][5]~7_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][9]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X61_Y18_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][6]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X61_Y18_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][11]~5_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][7]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X61_Y18_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\ & 
-- ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][8]~3_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][12]~4_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X60_Y18_N6
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\ = CARRY((\ar_sync[15][-3]~q\ & \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\);

-- Location: LCCOMB_X60_Y18_N8
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_combout\ = (\ar_sync[15][-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\)))) # 
-- (!\ar_sync[15][-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\ = CARRY((\ar_sync[15][-2]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\)) # (!\ar_sync[15][-2]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~13_cout\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\);

-- Location: LCCOMB_X60_Y18_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~16_combout\ = ((\ar_sync[15][-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\ = CARRY((\ar_sync[15][-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\))) # (!\ar_sync[15][-1]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\);

-- Location: FF_X60_Y18_N11
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\);

-- Location: FF_X40_Y14_N7
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\);

-- Location: FF_X60_Y18_N9
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\);

-- Location: LCCOMB_X59_Y14_N2
\bi_latched[7][-11]~271\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-11]~271_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & ((GND) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ $ (GND)))
-- \bi_latched[7][-11]~272\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\,
	datad => VCC,
	combout => \bi_latched[7][-11]~271_combout\,
	cout => \bi_latched[7][-11]~272\);

-- Location: LCCOMB_X59_Y14_N4
\bi_latched[7][-10]~273\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-10]~273_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & (!\bi_latched[7][-11]~272\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (\bi_latched[7][-11]~272\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & ((\bi_latched[7][-11]~272\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (!\bi_latched[7][-11]~272\))))
-- \bi_latched[7][-10]~274\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & !\bi_latched[7][-11]~272\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\) # (!\bi_latched[7][-11]~272\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	cin => \bi_latched[7][-11]~272\,
	combout => \bi_latched[7][-10]~273_combout\,
	cout => \bi_latched[7][-10]~274\);

-- Location: FF_X59_Y14_N5
\bi_latched[7][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-10]~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-10]~q\);

-- Location: FF_X59_Y14_N3
\bi_latched[7][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-11]~271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-11]~q\);

-- Location: FF_X58_Y29_N3
\bi_latched[5][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-11]~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-11]~q\);

-- Location: LCCOMB_X58_Y24_N2
\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\ = CARRY((\bi_latched[5][-11]~q\) # (!\bi_latched[7][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-11]~q\,
	datab => \bi_latched[5][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\);

-- Location: LCCOMB_X58_Y24_N4
\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~14_combout\ = (\bi_latched[5][-10]~q\ & ((\bi_latched[7][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\)) # (!\bi_latched[7][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\ & VCC)))) 
-- # (!\bi_latched[5][-10]~q\ & ((\bi_latched[7][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\) # (GND))) # (!\bi_latched[7][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\))))
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\ = CARRY((\bi_latched[5][-10]~q\ & (\bi_latched[7][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\)) # (!\bi_latched[5][-10]~q\ & ((\bi_latched[7][-10]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-10]~q\,
	datab => \bi_latched[7][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\);

-- Location: FF_X58_Y24_N5
\g_radix4_2:1:u_radix4_2|b3i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~q\);

-- Location: LCCOMB_X56_Y26_N0
\br_latched[6][-11]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-11]~192_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ $ (VCC))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\ & VCC))
-- \br_latched[6][-11]~193\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\ & \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-11]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-11]~q\,
	datad => VCC,
	combout => \br_latched[6][-11]~192_combout\,
	cout => \br_latched[6][-11]~193\);

-- Location: LCCOMB_X56_Y26_N2
\br_latched[6][-10]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-10]~194_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & (\br_latched[6][-11]~193\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- (!\br_latched[6][-11]~193\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & (!\br_latched[6][-11]~193\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & 
-- ((\br_latched[6][-11]~193\) # (GND)))))
-- \br_latched[6][-10]~195\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\ & !\br_latched[6][-11]~193\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\ & 
-- ((!\br_latched[6][-11]~193\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-10]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-10]~q\,
	datad => VCC,
	cin => \br_latched[6][-11]~193\,
	combout => \br_latched[6][-10]~194_combout\,
	cout => \br_latched[6][-10]~195\);

-- Location: FF_X56_Y26_N3
\br_latched[6][-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-10]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-10]~q\);

-- Location: FF_X56_Y26_N1
\br_latched[6][-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-11]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-11]~q\);

-- Location: LCCOMB_X56_Y24_N4
\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\) # (!\br_latched[6][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\,
	datab => \br_latched[6][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\);

-- Location: LCCOMB_X56_Y24_N6
\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~14_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[6][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\)) # 
-- (!\br_latched[6][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[6][-10]~q\ & 
-- ((\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\) # (GND))) # (!\br_latched[6][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\))))
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (\br_latched[6][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[6][-10]~q\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\,
	datab => \br_latched[6][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\);

-- Location: FF_X56_Y24_N7
\g_radix4_2:1:u_radix4_2|b1r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~q\);

-- Location: LCCOMB_X57_Y24_N6
\yr_sync[5][-11]~170\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-11]~170_combout\ = (\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~q\ & VCC))
-- \yr_sync[5][-11]~171\ = CARRY((\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~q\ & \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~q\,
	datad => VCC,
	combout => \yr_sync[5][-11]~170_combout\,
	cout => \yr_sync[5][-11]~171\);

-- Location: LCCOMB_X56_Y31_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ = (\ai_sync[5][-6]~q\ & ((\ai_sync[5][-4]~q\ & ((\ai_sync[5][-5]~q\))) # (!\ai_sync[5][-4]~q\ & ((\ai_sync[5][-7]~q\) # (!\ai_sync[5][-5]~q\))))) # (!\ai_sync[5][-6]~q\ & 
-- (!\ai_sync[5][-5]~q\ & ((\ai_sync[5][-4]~q\) # (\ai_sync[5][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-7]~q\,
	datad => \ai_sync[5][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X57_Y31_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\ & !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~1_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X58_Y31_N8
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][8]~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-10]~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\);

-- Location: FF_X58_Y31_N9
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\);

-- Location: LCCOMB_X58_Y29_N6
\bi_latched[5][-9]~275\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-9]~275_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ $ (\bi_latched[5][-10]~270\)))) # (GND)
-- \bi_latched[5][-9]~276\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ & !\bi_latched[5][-10]~270\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\) # (!\bi_latched[5][-10]~270\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\,
	datad => VCC,
	cin => \bi_latched[5][-10]~270\,
	combout => \bi_latched[5][-9]~275_combout\,
	cout => \bi_latched[5][-9]~276\);

-- Location: FF_X58_Y29_N7
\bi_latched[5][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-9]~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-9]~q\);

-- Location: LCCOMB_X42_Y15_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ = (\ai_sync[7][-8]~q\ & ((\ai_sync[7][-9]~q\) # ((\ai_sync[7][-11]~q\ & \ai_sync[7][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-11]~q\,
	datab => \ai_sync[7][-8]~q\,
	datac => \ai_sync[7][-9]~q\,
	datad => \ai_sync[7][-10]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\);

-- Location: LCCOMB_X41_Y14_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][9]~4_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][13]~7_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X40_Y14_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ 
-- & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][12]~17_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-10]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\);

-- Location: FF_X40_Y14_N11
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\);

-- Location: LCCOMB_X60_Y17_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ = (\ar_sync[15][-5]~q\ & (\ar_sync[15][-6]~q\ & ((\ar_sync[15][-7]~q\) # (\ar_sync[15][-4]~q\)))) # (!\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\ & ((!\ar_sync[15][-6]~q\))) # 
-- (!\ar_sync[15][-4]~q\ & ((\ar_sync[15][-7]~q\) # (\ar_sync[15][-6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-5]~q\,
	datab => \ar_sync[15][-7]~q\,
	datac => \ar_sync[15][-4]~q\,
	datad => \ar_sync[15][-6]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\);

-- Location: LCCOMB_X61_Y18_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\ & VCC)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][13]~2_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][9]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X60_Y18_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-10]~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\);

-- Location: FF_X60_Y18_N13
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\);

-- Location: LCCOMB_X59_Y14_N6
\bi_latched[7][-9]~277\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-9]~277_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ $ (\bi_latched[7][-10]~274\)))) # (GND)
-- \bi_latched[7][-9]~278\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ & ((!\bi_latched[7][-10]~274\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & !\bi_latched[7][-10]~274\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\,
	datad => VCC,
	cin => \bi_latched[7][-10]~274\,
	combout => \bi_latched[7][-9]~277_combout\,
	cout => \bi_latched[7][-9]~278\);

-- Location: FF_X59_Y14_N7
\bi_latched[7][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-9]~277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-9]~q\);

-- Location: LCCOMB_X58_Y24_N6
\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~16_combout\ = ((\bi_latched[5][-9]~q\ $ (\bi_latched[7][-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\ = CARRY((\bi_latched[5][-9]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\) # (!\bi_latched[7][-9]~q\))) # (!\bi_latched[5][-9]~q\ & (!\bi_latched[7][-9]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-9]~q\,
	datab => \bi_latched[7][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\);

-- Location: FF_X58_Y24_N7
\g_radix4_2:1:u_radix4_2|b3i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\);

-- Location: LCCOMB_X56_Y26_N4
\br_latched[6][-9]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-9]~196_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ $ (!\br_latched[6][-10]~195\)))) # (GND)
-- \br_latched[6][-9]~197\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\) # (!\br_latched[6][-10]~195\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\ & !\br_latched[6][-10]~195\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-9]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-9]~q\,
	datad => VCC,
	cin => \br_latched[6][-10]~195\,
	combout => \br_latched[6][-9]~196_combout\,
	cout => \br_latched[6][-9]~197\);

-- Location: FF_X56_Y26_N5
\br_latched[6][-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-9]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-9]~q\);

-- Location: LCCOMB_X56_Y24_N8
\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~16_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ $ (\br_latched[6][-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & ((!\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\) # (!\br_latched[6][-9]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & (!\br_latched[6][-9]~q\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\,
	datab => \br_latched[6][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\);

-- Location: FF_X56_Y24_N9
\g_radix4_2:1:u_radix4_2|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\);

-- Location: LCCOMB_X57_Y24_N8
\yr_sync[5][-10]~172\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-10]~172_combout\ = (\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\ & (\yr_sync[5][-11]~171\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\ & (!\yr_sync[5][-11]~171\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\ & (!\yr_sync[5][-11]~171\)) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\ & ((\yr_sync[5][-11]~171\) # (GND)))))
-- \yr_sync[5][-10]~173\ = CARRY((\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\ & !\yr_sync[5][-11]~171\)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\ & ((!\yr_sync[5][-11]~171\) # 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~q\,
	datad => VCC,
	cin => \yr_sync[5][-11]~171\,
	combout => \yr_sync[5][-10]~172_combout\,
	cout => \yr_sync[5][-10]~173\);

-- Location: LCCOMB_X56_Y26_N6
\br_latched[6][-8]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-8]~198_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & (\br_latched[6][-9]~197\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & 
-- (!\br_latched[6][-9]~197\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & (!\br_latched[6][-9]~197\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & 
-- ((\br_latched[6][-9]~197\) # (GND)))))
-- \br_latched[6][-8]~199\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & !\br_latched[6][-9]~197\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- ((!\br_latched[6][-9]~197\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\,
	datad => VCC,
	cin => \br_latched[6][-9]~197\,
	combout => \br_latched[6][-8]~198_combout\,
	cout => \br_latched[6][-8]~199\);

-- Location: FF_X56_Y26_N7
\br_latched[6][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-8]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-8]~q\);

-- Location: LCCOMB_X56_Y24_N10
\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~18_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & ((\br_latched[6][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\)) # (!\br_latched[6][-8]~q\ 
-- & (\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & ((\br_latched[6][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\) # (GND))) # 
-- (!\br_latched[6][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\))))
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (\br_latched[6][-8]~q\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & ((\br_latched[6][-8]~q\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\,
	datab => \br_latched[6][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\);

-- Location: FF_X56_Y24_N11
\g_radix4_2:1:u_radix4_2|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~q\);

-- Location: LCCOMB_X56_Y31_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ = (\ai_sync[5][-6]~q\ & ((\ai_sync[5][-4]~q\ & ((\ai_sync[5][-5]~q\))) # (!\ai_sync[5][-4]~q\ & ((!\ai_sync[5][-5]~q\) # (!\ai_sync[5][-7]~q\))))) # (!\ai_sync[5][-6]~q\ & 
-- (!\ai_sync[5][-4]~q\ & ((\ai_sync[5][-7]~q\) # (\ai_sync[5][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-6]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-7]~q\,
	datad => \ai_sync[5][-5]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X57_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\ $ 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[0][14]~0_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X58_Y31_N10
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~20_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][9]~15_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-9]~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\);

-- Location: FF_X58_Y31_N11
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\);

-- Location: LCCOMB_X58_Y29_N8
\bi_latched[5][-8]~279\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-8]~279_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & (!\bi_latched[5][-9]~276\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & 
-- ((\bi_latched[5][-9]~276\) # (GND))))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & (\bi_latched[5][-9]~276\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & 
-- (!\bi_latched[5][-9]~276\))))
-- \bi_latched[5][-8]~280\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((!\bi_latched[5][-9]~276\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & !\bi_latched[5][-9]~276\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\,
	datad => VCC,
	cin => \bi_latched[5][-9]~276\,
	combout => \bi_latched[5][-8]~279_combout\,
	cout => \bi_latched[5][-8]~280\);

-- Location: FF_X58_Y29_N9
\bi_latched[5][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-8]~279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-8]~q\);

-- Location: LCCOMB_X42_Y14_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ = \ai_sync[7][-5]~q\ $ (((\ai_sync[7][-6]~q\ & !\ai_sync[7][-7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datac => \ai_sync[7][-6]~q\,
	datad => \ai_sync[7][-7]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X41_Y14_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X40_Y14_N12
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ 
-- $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\ 
-- & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][13]~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-9]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\);

-- Location: FF_X40_Y14_N13
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\);

-- Location: LCCOMB_X60_Y18_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ = (\ar_sync[15][-6]~q\ & ((\ar_sync[15][-5]~q\ & ((\ar_sync[15][-4]~q\) # (!\ar_sync[15][-7]~q\))) # (!\ar_sync[15][-5]~q\ & ((!\ar_sync[15][-4]~q\))))) # (!\ar_sync[15][-6]~q\ 
-- & (!\ar_sync[15][-4]~q\ & ((\ar_sync[15][-5]~q\) # (\ar_sync[15][-7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-5]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X61_Y18_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ $ 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][10]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[0][14]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X60_Y18_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~20_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][12]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-9]~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\);

-- Location: FF_X60_Y18_N15
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\);

-- Location: LCCOMB_X59_Y14_N8
\bi_latched[7][-8]~281\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-8]~281_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & (!\bi_latched[7][-9]~278\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (\bi_latched[7][-9]~278\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & ((\bi_latched[7][-9]~278\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & 
-- (!\bi_latched[7][-9]~278\))))
-- \bi_latched[7][-8]~282\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\ & !\bi_latched[7][-9]~278\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\) # (!\bi_latched[7][-9]~278\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~q\,
	datad => VCC,
	cin => \bi_latched[7][-9]~278\,
	combout => \bi_latched[7][-8]~281_combout\,
	cout => \bi_latched[7][-8]~282\);

-- Location: FF_X59_Y14_N9
\bi_latched[7][-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-8]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-8]~q\);

-- Location: LCCOMB_X58_Y24_N8
\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~18_combout\ = (\bi_latched[5][-8]~q\ & ((\bi_latched[7][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\)) # (!\bi_latched[7][-8]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\ & VCC)))) # 
-- (!\bi_latched[5][-8]~q\ & ((\bi_latched[7][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\) # (GND))) # (!\bi_latched[7][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\))))
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\ = CARRY((\bi_latched[5][-8]~q\ & (\bi_latched[7][-8]~q\ & !\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\)) # (!\bi_latched[5][-8]~q\ & ((\bi_latched[7][-8]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-8]~q\,
	datab => \bi_latched[7][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\);

-- Location: FF_X58_Y24_N9
\g_radix4_2:1:u_radix4_2|b3i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~q\);

-- Location: LCCOMB_X57_Y24_N10
\yr_sync[5][-9]~174\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-9]~174_combout\ = ((\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~q\ $ (!\yr_sync[5][-10]~173\)))) # (GND)
-- \yr_sync[5][-9]~175\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~q\) # (!\yr_sync[5][-10]~173\))) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~q\ & 
-- !\yr_sync[5][-10]~173\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~q\,
	datad => VCC,
	cin => \yr_sync[5][-10]~173\,
	combout => \yr_sync[5][-9]~174_combout\,
	cout => \yr_sync[5][-9]~175\);

-- Location: LCCOMB_X56_Y26_N8
\br_latched[6][-7]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-7]~200_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ $ (!\br_latched[6][-8]~199\)))) # (GND)
-- \br_latched[6][-7]~201\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\) # (!\br_latched[6][-8]~199\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & !\br_latched[6][-8]~199\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \br_latched[6][-8]~199\,
	combout => \br_latched[6][-7]~200_combout\,
	cout => \br_latched[6][-7]~201\);

-- Location: FF_X56_Y26_N9
\br_latched[6][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-7]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-7]~q\);

-- Location: LCCOMB_X56_Y24_N12
\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~20_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ $ (\br_latched[6][-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & ((!\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\) # (!\br_latched[6][-7]~q\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & (!\br_latched[6][-7]~q\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\,
	datab => \br_latched[6][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\);

-- Location: FF_X56_Y24_N13
\g_radix4_2:1:u_radix4_2|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\);

-- Location: LCCOMB_X56_Y31_N2
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ = (\ai_sync[5][-4]~q\ & (\ai_sync[5][-7]~q\ $ (((!\ai_sync[5][-6]~q\) # (!\ai_sync[5][-5]~q\))))) # (!\ai_sync[5][-4]~q\ & (!\ai_sync[5][-7]~q\ & ((\ai_sync[5][-5]~q\) # 
-- (\ai_sync[5][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X57_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X58_Y31_N12
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][10]~16_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-8]~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\);

-- Location: FF_X58_Y31_N13
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\);

-- Location: LCCOMB_X58_Y29_N10
\bi_latched[5][-7]~283\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-7]~283_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ $ (\bi_latched[5][-8]~280\)))) # (GND)
-- \bi_latched[5][-7]~284\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & !\bi_latched[5][-8]~280\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\) # (!\bi_latched[5][-8]~280\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\,
	datad => VCC,
	cin => \bi_latched[5][-8]~280\,
	combout => \bi_latched[5][-7]~283_combout\,
	cout => \bi_latched[5][-7]~284\);

-- Location: FF_X58_Y29_N11
\bi_latched[5][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-7]~283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-7]~q\);

-- Location: LCCOMB_X42_Y15_N2
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ = \ai_sync[7][-4]~q\ $ (((\ai_sync[7][-5]~q\ & ((!\ai_sync[7][-6]~q\))) # (!\ai_sync[7][-5]~q\ & (\ai_sync[7][-7]~q\ & \ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-6]~q\,
	datad => \ai_sync[7][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X41_Y14_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X40_Y14_N14
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~26_combout\ = (\ai_sync[7][0]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\ & 
-- VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\)))) # (!\ai_sync[7][0]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\ = CARRY((\ai_sync[7][0]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\)) # 
-- (!\ai_sync[7][0]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-8]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\);

-- Location: FF_X40_Y14_N15
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\);

-- Location: LCCOMB_X60_Y17_N0
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\ = (\ar_sync[15][-6]~q\ & (\ar_sync[15][-7]~q\ $ (((!\ar_sync[15][-5]~q\) # (!\ar_sync[15][-4]~q\))))) # (!\ar_sync[15][-6]~q\ & (!\ar_sync[15][-7]~q\ & 
-- ((\ar_sync[15][-4]~q\) # (\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\);

-- Location: LCCOMB_X61_Y18_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][11]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X60_Y18_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-8]~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\);

-- Location: FF_X60_Y18_N17
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\);

-- Location: LCCOMB_X59_Y14_N10
\bi_latched[7][-7]~285\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-7]~285_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ $ (\bi_latched[7][-8]~282\)))) # (GND)
-- \bi_latched[7][-7]~286\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & ((!\bi_latched[7][-8]~282\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\ & !\bi_latched[7][-8]~282\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~q\,
	datad => VCC,
	cin => \bi_latched[7][-8]~282\,
	combout => \bi_latched[7][-7]~285_combout\,
	cout => \bi_latched[7][-7]~286\);

-- Location: FF_X59_Y14_N11
\bi_latched[7][-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-7]~285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-7]~q\);

-- Location: LCCOMB_X58_Y24_N10
\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~20_combout\ = ((\bi_latched[5][-7]~q\ $ (\bi_latched[7][-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\ = CARRY((\bi_latched[5][-7]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\) # (!\bi_latched[7][-7]~q\))) # (!\bi_latched[5][-7]~q\ & (!\bi_latched[7][-7]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-7]~q\,
	datab => \bi_latched[7][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\);

-- Location: FF_X58_Y24_N11
\g_radix4_2:1:u_radix4_2|b3i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\);

-- Location: LCCOMB_X57_Y24_N12
\yr_sync[5][-8]~176\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-8]~176_combout\ = (\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\ & (\yr_sync[5][-9]~175\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\ & (!\yr_sync[5][-9]~175\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\ & (!\yr_sync[5][-9]~175\)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\ & ((\yr_sync[5][-9]~175\) # (GND)))))
-- \yr_sync[5][-8]~177\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\ & !\yr_sync[5][-9]~175\)) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\ & ((!\yr_sync[5][-9]~175\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[5][-9]~175\,
	combout => \yr_sync[5][-8]~176_combout\,
	cout => \yr_sync[5][-8]~177\);

-- Location: LCCOMB_X56_Y26_N10
\br_latched[6][-6]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-6]~202_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & (\br_latched[6][-7]~201\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & 
-- (!\br_latched[6][-7]~201\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & (!\br_latched[6][-7]~201\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & 
-- ((\br_latched[6][-7]~201\) # (GND)))))
-- \br_latched[6][-6]~203\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & !\br_latched[6][-7]~201\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- ((!\br_latched[6][-7]~201\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\,
	datad => VCC,
	cin => \br_latched[6][-7]~201\,
	combout => \br_latched[6][-6]~202_combout\,
	cout => \br_latched[6][-6]~203\);

-- Location: FF_X56_Y26_N11
\br_latched[6][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-6]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-6]~q\);

-- Location: LCCOMB_X56_Y24_N14
\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~22_combout\ = (\br_latched[6][-6]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\) # (GND))))) # (!\br_latched[6][-6]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\))))
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\ = CARRY((\br_latched[6][-6]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\))) # (!\br_latched[6][-6]~q\ 
-- & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-6]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\);

-- Location: FF_X56_Y24_N15
\g_radix4_2:1:u_radix4_2|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~q\);

-- Location: LCCOMB_X52_Y31_N4
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\ = (\ai_sync[5][-1]~q\ & (\ai_sync[5][-2]~q\ $ (\ai_sync[5][0]~q\ $ (!\ai_sync[5][-3]~q\)))) # (!\ai_sync[5][-1]~q\ & ((\ai_sync[5][-2]~q\ & (\ai_sync[5][0]~q\)) # 
-- (!\ai_sync[5][-2]~q\ & (!\ai_sync[5][0]~q\ & \ai_sync[5][-3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-2]~q\,
	datab => \ai_sync[5][-1]~q\,
	datac => \ai_sync[5][0]~q\,
	datad => \ai_sync[5][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\);

-- Location: LCCOMB_X52_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\ = (\ai_sync[5][-7]~q\ & (((\ai_sync[5][-4]~q\ & \ai_sync[5][-5]~q\)) # (!\ai_sync[5][-6]~q\))) # (!\ai_sync[5][-7]~q\ & ((\ai_sync[5][-6]~q\) # ((!\ai_sync[5][-4]~q\ & 
-- !\ai_sync[5][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-7]~q\,
	datab => \ai_sync[5][-4]~q\,
	datac => \ai_sync[5][-5]~q\,
	datad => \ai_sync[5][-6]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\);

-- Location: LCCOMB_X57_Y31_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][5]~19_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X58_Y31_N14
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~24_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][8]~9_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-7]~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\);

-- Location: FF_X58_Y31_N15
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\);

-- Location: LCCOMB_X58_Y29_N12
\bi_latched[5][-6]~287\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-6]~287_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & (!\bi_latched[5][-7]~284\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (\bi_latched[5][-7]~284\ & VCC)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\bi_latched[5][-7]~284\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (!\bi_latched[5][-7]~284\))))
-- \bi_latched[5][-6]~288\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & !\bi_latched[5][-7]~284\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\) # (!\bi_latched[5][-7]~284\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\,
	datad => VCC,
	cin => \bi_latched[5][-7]~284\,
	combout => \bi_latched[5][-6]~287_combout\,
	cout => \bi_latched[5][-6]~288\);

-- Location: FF_X58_Y29_N13
\bi_latched[5][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-6]~287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-6]~q\);

-- Location: LCCOMB_X60_Y18_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\ = (\ar_sync[15][-3]~q\ & (!\ar_sync[15][-2]~q\)) # (!\ar_sync[15][-3]~q\ & (\ar_sync[15][-2]~q\ & \ar_sync[15][-1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-3]~q\,
	datab => \ar_sync[15][-2]~q\,
	datad => \ar_sync[15][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\);

-- Location: LCCOMB_X60_Y17_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\ = (\ar_sync[15][-6]~q\ & (((\ar_sync[15][-4]~q\ & \ar_sync[15][-5]~q\)) # (!\ar_sync[15][-7]~q\))) # (!\ar_sync[15][-6]~q\ & ((\ar_sync[15][-7]~q\) # ((!\ar_sync[15][-4]~q\ 
-- & !\ar_sync[15][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-6]~q\,
	datab => \ar_sync[15][-4]~q\,
	datac => \ar_sync[15][-7]~q\,
	datad => \ar_sync[15][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\);

-- Location: LCCOMB_X61_Y18_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][12]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X60_Y18_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~24_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[2][8]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-7]~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\);

-- Location: FF_X60_Y18_N19
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\);

-- Location: LCCOMB_X42_Y15_N4
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ = (\ai_sync[7][-4]~q\ & (!\ai_sync[7][-5]~q\ & ((!\ai_sync[7][-6]~q\) # (!\ai_sync[7][-7]~q\)))) # (!\ai_sync[7][-4]~q\ & (((\ai_sync[7][-6]~q\ & \ai_sync[7][-5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-4]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-6]~q\,
	datad => \ai_sync[7][-5]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\);

-- Location: LCCOMB_X41_Y14_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][12]~8_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X40_Y14_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~28_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ 
-- $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~10_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-7]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\);

-- Location: FF_X40_Y14_N17
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\);

-- Location: LCCOMB_X59_Y14_N12
\bi_latched[7][-6]~289\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-6]~289_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & (!\bi_latched[7][-7]~286\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & 
-- ((\bi_latched[7][-7]~286\) # (GND))))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & (\bi_latched[7][-7]~286\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & 
-- (!\bi_latched[7][-7]~286\))))
-- \bi_latched[7][-6]~290\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & ((!\bi_latched[7][-7]~286\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\ & !\bi_latched[7][-7]~286\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~q\,
	datad => VCC,
	cin => \bi_latched[7][-7]~286\,
	combout => \bi_latched[7][-6]~289_combout\,
	cout => \bi_latched[7][-6]~290\);

-- Location: FF_X59_Y14_N13
\bi_latched[7][-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-6]~289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-6]~q\);

-- Location: LCCOMB_X58_Y24_N12
\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~22_combout\ = (\bi_latched[5][-6]~q\ & ((\bi_latched[7][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\)) # (!\bi_latched[7][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\ & VCC)))) # 
-- (!\bi_latched[5][-6]~q\ & ((\bi_latched[7][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\) # (GND))) # (!\bi_latched[7][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\))))
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\ = CARRY((\bi_latched[5][-6]~q\ & (\bi_latched[7][-6]~q\ & !\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\)) # (!\bi_latched[5][-6]~q\ & ((\bi_latched[7][-6]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-6]~q\,
	datab => \bi_latched[7][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\);

-- Location: FF_X58_Y24_N13
\g_radix4_2:1:u_radix4_2|b3i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~q\);

-- Location: LCCOMB_X57_Y24_N14
\yr_sync[5][-7]~178\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-7]~178_combout\ = ((\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~q\ $ (!\yr_sync[5][-8]~177\)))) # (GND)
-- \yr_sync[5][-7]~179\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~q\) # (!\yr_sync[5][-8]~177\))) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~q\ & 
-- !\yr_sync[5][-8]~177\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[5][-8]~177\,
	combout => \yr_sync[5][-7]~178_combout\,
	cout => \yr_sync[5][-7]~179\);

-- Location: LCCOMB_X56_Y26_N12
\br_latched[6][-5]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-5]~204_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ $ (!\br_latched[6][-6]~203\)))) # (GND)
-- \br_latched[6][-5]~205\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\) # (!\br_latched[6][-6]~203\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & !\br_latched[6][-6]~203\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\,
	datad => VCC,
	cin => \br_latched[6][-6]~203\,
	combout => \br_latched[6][-5]~204_combout\,
	cout => \br_latched[6][-5]~205\);

-- Location: FF_X56_Y26_N13
\br_latched[6][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-5]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-5]~q\);

-- Location: LCCOMB_X56_Y24_N16
\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~24_combout\ = ((\br_latched[6][-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\ = CARRY((\br_latched[6][-5]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\)) # (!\br_latched[6][-5]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\);

-- Location: FF_X56_Y24_N17
\g_radix4_2:1:u_radix4_2|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\);

-- Location: LCCOMB_X42_Y15_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ = (\ai_sync[7][-4]~q\ & ((\ai_sync[7][-5]~q\) # ((\ai_sync[7][-7]~q\ & \ai_sync[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][-5]~q\,
	datab => \ai_sync[7][-7]~q\,
	datac => \ai_sync[7][-6]~q\,
	datad => \ai_sync[7][-4]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\);

-- Location: LCCOMB_X41_Y14_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~9_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\);

-- Location: LCCOMB_X40_Y14_N18
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-6]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\);

-- Location: FF_X40_Y14_N19
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\);

-- Location: LCCOMB_X61_Y18_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|romout[1][13]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X60_Y18_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~26_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][4]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-6]~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~26_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\);

-- Location: FF_X60_Y18_N21
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\);

-- Location: LCCOMB_X59_Y14_N14
\bi_latched[7][-5]~293\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-5]~293_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ $ (\bi_latched[7][-6]~290\)))) # (GND)
-- \bi_latched[7][-5]~294\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & ((!\bi_latched[7][-6]~290\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & !\bi_latched[7][-6]~290\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[7][-6]~290\,
	combout => \bi_latched[7][-5]~293_combout\,
	cout => \bi_latched[7][-5]~294\);

-- Location: FF_X59_Y14_N15
\bi_latched[7][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-5]~293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-5]~q\);

-- Location: LCCOMB_X52_Y31_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\ = (\ai_sync[5][-2]~q\ & (((!\ai_sync[5][0]~q\ & \ai_sync[5][-3]~q\)) # (!\ai_sync[5][-1]~q\))) # (!\ai_sync[5][-2]~q\ & ((\ai_sync[5][-1]~q\ & (\ai_sync[5][0]~q\ & 
-- !\ai_sync[5][-3]~q\)) # (!\ai_sync[5][-1]~q\ & (!\ai_sync[5][0]~q\ & \ai_sync[5][-3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-2]~q\,
	datab => \ai_sync[5][-1]~q\,
	datac => \ai_sync[5][0]~q\,
	datad => \ai_sync[5][-3]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\);

-- Location: LCCOMB_X57_Y31_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[1][13]~combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X58_Y31_N16
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~26_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][9]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-6]~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~26_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\);

-- Location: FF_X58_Y31_N17
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\);

-- Location: LCCOMB_X58_Y29_N14
\bi_latched[5][-5]~291\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-5]~291_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ $ (\bi_latched[5][-6]~288\)))) # (GND)
-- \bi_latched[5][-5]~292\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & ((!\bi_latched[5][-6]~288\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\ & !\bi_latched[5][-6]~288\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-5]~q\,
	datad => VCC,
	cin => \bi_latched[5][-6]~288\,
	combout => \bi_latched[5][-5]~291_combout\,
	cout => \bi_latched[5][-5]~292\);

-- Location: FF_X58_Y29_N15
\bi_latched[5][-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-5]~291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-5]~q\);

-- Location: LCCOMB_X58_Y24_N14
\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~24_combout\ = ((\bi_latched[7][-5]~q\ $ (\bi_latched[5][-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\ = CARRY((\bi_latched[7][-5]~q\ & (\bi_latched[5][-5]~q\ & !\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\)) # (!\bi_latched[7][-5]~q\ & ((\bi_latched[5][-5]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-5]~q\,
	datab => \bi_latched[5][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\);

-- Location: FF_X58_Y24_N15
\g_radix4_2:1:u_radix4_2|b3i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\);

-- Location: LCCOMB_X57_Y24_N16
\yr_sync[5][-6]~180\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-6]~180_combout\ = (\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\ & (\yr_sync[5][-7]~179\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\ & (!\yr_sync[5][-7]~179\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\ & (!\yr_sync[5][-7]~179\)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\ & ((\yr_sync[5][-7]~179\) # (GND)))))
-- \yr_sync[5][-6]~181\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\ & !\yr_sync[5][-7]~179\)) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\ & ((!\yr_sync[5][-7]~179\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~q\,
	datad => VCC,
	cin => \yr_sync[5][-7]~179\,
	combout => \yr_sync[5][-6]~180_combout\,
	cout => \yr_sync[5][-6]~181\);

-- Location: LCCOMB_X50_Y31_N30
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\ = (\ai_sync[5][-1]~q\ & (!\ai_sync[5][0]~q\ & ((!\ai_sync[5][-3]~q\) # (!\ai_sync[5][-2]~q\)))) # (!\ai_sync[5][-1]~q\ & ((\ai_sync[5][-2]~q\ & ((!\ai_sync[5][0]~q\))) # 
-- (!\ai_sync[5][-2]~q\ & ((\ai_sync[5][-3]~q\) # (\ai_sync[5][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[5][-1]~q\,
	datab => \ai_sync[5][-2]~q\,
	datac => \ai_sync[5][-3]~q\,
	datad => \ai_sync[5][0]~q\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\);

-- Location: LCCOMB_X57_Y31_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[1][7]~0_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X58_Y31_N18
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~28_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][10]~combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-5]~27\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~28_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\);

-- Location: FF_X58_Y31_N19
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\);

-- Location: LCCOMB_X58_Y29_N16
\bi_latched[5][-4]~295\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-4]~295_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & (!\bi_latched[5][-5]~292\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & 
-- ((\bi_latched[5][-5]~292\) # (GND))))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & (\bi_latched[5][-5]~292\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & 
-- (!\bi_latched[5][-5]~292\))))
-- \bi_latched[5][-4]~296\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((!\bi_latched[5][-5]~292\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & !\bi_latched[5][-5]~292\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\,
	datad => VCC,
	cin => \bi_latched[5][-5]~292\,
	combout => \bi_latched[5][-4]~295_combout\,
	cout => \bi_latched[5][-4]~296\);

-- Location: FF_X58_Y29_N17
\bi_latched[5][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-4]~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-4]~q\);

-- Location: LCCOMB_X41_Y14_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ = !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\);

-- Location: LCCOMB_X40_Y14_N20
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][7]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-5]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\);

-- Location: FF_X40_Y14_N21
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\);

-- Location: LCCOMB_X61_Y18_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\ & VCC))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult0|mult_core|romout[1][7]~1_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\);

-- Location: LCCOMB_X60_Y18_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~28_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][13]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-5]~27\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~28_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\);

-- Location: FF_X60_Y18_N23
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\);

-- Location: LCCOMB_X59_Y14_N16
\bi_latched[7][-4]~297\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-4]~297_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & (!\bi_latched[7][-5]~294\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (\bi_latched[7][-5]~294\ & VCC)))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & ((\bi_latched[7][-5]~294\) # (GND))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (!\bi_latched[7][-5]~294\))))
-- \bi_latched[7][-4]~298\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & !\bi_latched[7][-5]~294\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\) # (!\bi_latched[7][-5]~294\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \bi_latched[7][-5]~294\,
	combout => \bi_latched[7][-4]~297_combout\,
	cout => \bi_latched[7][-4]~298\);

-- Location: FF_X59_Y14_N17
\bi_latched[7][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-4]~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-4]~q\);

-- Location: LCCOMB_X58_Y24_N16
\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~26_combout\ = (\bi_latched[5][-4]~q\ & ((\bi_latched[7][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\)) # (!\bi_latched[7][-4]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\ & VCC)))) # 
-- (!\bi_latched[5][-4]~q\ & ((\bi_latched[7][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\) # (GND))) # (!\bi_latched[7][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\))))
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\ = CARRY((\bi_latched[5][-4]~q\ & (\bi_latched[7][-4]~q\ & !\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\)) # (!\bi_latched[5][-4]~q\ & ((\bi_latched[7][-4]~q\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-4]~q\,
	datab => \bi_latched[7][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\);

-- Location: FF_X58_Y24_N17
\g_radix4_2:1:u_radix4_2|b3i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~q\);

-- Location: LCCOMB_X56_Y26_N14
\br_latched[6][-4]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-4]~206_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & (\br_latched[6][-5]~205\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- (!\br_latched[6][-5]~205\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & (!\br_latched[6][-5]~205\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & 
-- ((\br_latched[6][-5]~205\) # (GND)))))
-- \br_latched[6][-4]~207\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\ & !\br_latched[6][-5]~205\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\ & 
-- ((!\br_latched[6][-5]~205\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-4]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-4]~q\,
	datad => VCC,
	cin => \br_latched[6][-5]~205\,
	combout => \br_latched[6][-4]~206_combout\,
	cout => \br_latched[6][-4]~207\);

-- Location: FF_X56_Y26_N15
\br_latched[6][-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-4]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-4]~q\);

-- Location: LCCOMB_X56_Y24_N18
\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~26_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & ((\br_latched[6][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\)) # (!\br_latched[6][-4]~q\ & 
-- (\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & ((\br_latched[6][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\) # (GND))) # 
-- (!\br_latched[6][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\))))
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (\br_latched[6][-4]~q\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & ((\br_latched[6][-4]~q\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\,
	datab => \br_latched[6][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\);

-- Location: FF_X56_Y24_N19
\g_radix4_2:1:u_radix4_2|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~q\);

-- Location: LCCOMB_X57_Y24_N18
\yr_sync[5][-5]~182\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-5]~182_combout\ = ((\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~q\ $ (!\yr_sync[5][-6]~181\)))) # (GND)
-- \yr_sync[5][-5]~183\ = CARRY((\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~q\) # (!\yr_sync[5][-6]~181\))) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~q\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~q\ & 
-- !\yr_sync[5][-6]~181\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~q\,
	datad => VCC,
	cin => \yr_sync[5][-6]~181\,
	combout => \yr_sync[5][-5]~182_combout\,
	cout => \yr_sync[5][-5]~183\);

-- Location: LCCOMB_X56_Y26_N16
\br_latched[6][-3]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-3]~208_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ $ (!\br_latched[6][-4]~207\)))) # (GND)
-- \br_latched[6][-3]~209\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\) # (!\br_latched[6][-4]~207\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ & !\br_latched[6][-4]~207\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\,
	datad => VCC,
	cin => \br_latched[6][-4]~207\,
	combout => \br_latched[6][-3]~208_combout\,
	cout => \br_latched[6][-3]~209\);

-- Location: FF_X56_Y26_N17
\br_latched[6][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-3]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-3]~q\);

-- Location: LCCOMB_X56_Y24_N20
\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~28_combout\ = ((\br_latched[6][-3]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\ = CARRY((\br_latched[6][-3]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\)) # (!\br_latched[6][-3]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-3]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\);

-- Location: FF_X56_Y24_N21
\g_radix4_2:1:u_radix4_2|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\);

-- Location: LCCOMB_X57_Y31_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X58_Y31_N20
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~30_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & 
-- (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][4]~6_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-4]~29\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~30_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\);

-- Location: FF_X58_Y31_N21
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\);

-- Location: LCCOMB_X58_Y29_N18
\bi_latched[5][-3]~299\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-3]~299_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ $ (\bi_latched[5][-4]~296\)))) # (GND)
-- \bi_latched[5][-3]~300\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ & !\bi_latched[5][-4]~296\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\) # (!\bi_latched[5][-4]~296\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\,
	datad => VCC,
	cin => \bi_latched[5][-4]~296\,
	combout => \bi_latched[5][-3]~299_combout\,
	cout => \bi_latched[5][-3]~300\);

-- Location: FF_X58_Y29_N19
\bi_latched[5][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-3]~299_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-3]~q\);

-- Location: LCCOMB_X39_Y14_N10
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\ = (\ai_sync[7][0]~q\ & (\ai_sync[7][-2]~q\ $ (((\ai_sync[7][-3]~q\ & !\ai_sync[7][-1]~q\))))) # (!\ai_sync[7][0]~q\ & ((\ai_sync[7][-2]~q\ & (\ai_sync[7][-3]~q\ & 
-- !\ai_sync[7][-1]~q\)) # (!\ai_sync[7][-2]~q\ & ((\ai_sync[7][-1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\);

-- Location: LCCOMB_X40_Y14_N22
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~34_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][11]~10_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-4]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~34_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\);

-- Location: FF_X40_Y14_N23
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\);

-- Location: LCCOMB_X61_Y18_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ = \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~25\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X60_Y18_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~30_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\)))) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\)) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][5]~combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-4]~29\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~30_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\);

-- Location: FF_X60_Y18_N25
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\);

-- Location: LCCOMB_X59_Y14_N18
\bi_latched[7][-3]~301\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-3]~301_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ $ (\bi_latched[7][-4]~298\)))) # (GND)
-- \bi_latched[7][-3]~302\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ & ((!\bi_latched[7][-4]~298\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\ & !\bi_latched[7][-4]~298\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~q\,
	datad => VCC,
	cin => \bi_latched[7][-4]~298\,
	combout => \bi_latched[7][-3]~301_combout\,
	cout => \bi_latched[7][-3]~302\);

-- Location: FF_X59_Y14_N19
\bi_latched[7][-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-3]~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-3]~q\);

-- Location: LCCOMB_X58_Y24_N18
\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~28_combout\ = ((\bi_latched[5][-3]~q\ $ (\bi_latched[7][-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\ = CARRY((\bi_latched[5][-3]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\) # (!\bi_latched[7][-3]~q\))) # (!\bi_latched[5][-3]~q\ & (!\bi_latched[7][-3]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-3]~q\,
	datab => \bi_latched[7][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\);

-- Location: FF_X58_Y24_N19
\g_radix4_2:1:u_radix4_2|b3i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\);

-- Location: LCCOMB_X57_Y24_N20
\yr_sync[5][-4]~184\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-4]~184_combout\ = (\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\ & (\yr_sync[5][-5]~183\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\ & (!\yr_sync[5][-5]~183\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\ & (!\yr_sync[5][-5]~183\)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\ & ((\yr_sync[5][-5]~183\) # (GND)))))
-- \yr_sync[5][-4]~185\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\ & !\yr_sync[5][-5]~183\)) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\ & ((!\yr_sync[5][-5]~183\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[5][-5]~183\,
	combout => \yr_sync[5][-4]~184_combout\,
	cout => \yr_sync[5][-4]~185\);

-- Location: LCCOMB_X60_Y18_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~32_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\))) # (!\g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & 
-- !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:3:u_neda|Mult0|mult_core|romout[2][6]~6_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-3]~31\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~32_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\);

-- Location: FF_X60_Y18_N27
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\);

-- Location: LCCOMB_X39_Y14_N16
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\ = (\ai_sync[7][0]~q\ & ((\ai_sync[7][-1]~q\) # ((\ai_sync[7][-3]~q\ & \ai_sync[7][-2]~q\)))) # (!\ai_sync[7][0]~q\ & (((\ai_sync[7][-2]~q\ & \ai_sync[7][-1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \ai_sync[7][-3]~q\,
	datac => \ai_sync[7][-2]~q\,
	datad => \ai_sync[7][-1]~q\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\);

-- Location: LCCOMB_X40_Y14_N24
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~36_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\)))) # (GND)
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\) 
-- # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ 
-- & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|romout[2][12]~11_combout\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-3]~35\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~36_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\);

-- Location: FF_X40_Y14_N25
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\);

-- Location: LCCOMB_X59_Y14_N20
\bi_latched[7][-2]~305\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-2]~305_combout\ = (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & (!\bi_latched[7][-3]~302\)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & 
-- ((\bi_latched[7][-3]~302\) # (GND))))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & (\bi_latched[7][-3]~302\ & VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & 
-- (!\bi_latched[7][-3]~302\))))
-- \bi_latched[7][-2]~306\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((!\bi_latched[7][-3]~302\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & !\bi_latched[7][-3]~302\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\,
	datad => VCC,
	cin => \bi_latched[7][-3]~302\,
	combout => \bi_latched[7][-2]~305_combout\,
	cout => \bi_latched[7][-2]~306\);

-- Location: FF_X59_Y14_N21
\bi_latched[7][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-2]~305_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-2]~q\);

-- Location: LCCOMB_X58_Y31_N22
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~32_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ 
-- $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\)))) # (GND)
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][5]~11_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-3]~31\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~32_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\);

-- Location: FF_X58_Y31_N23
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\);

-- Location: LCCOMB_X58_Y29_N20
\bi_latched[5][-2]~303\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-2]~303_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & (!\bi_latched[5][-3]~300\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- (\bi_latched[5][-3]~300\ & VCC)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\bi_latched[5][-3]~300\) # (GND))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- (!\bi_latched[5][-3]~300\))))
-- \bi_latched[5][-2]~304\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & !\bi_latched[5][-3]~300\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & 
-- ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\) # (!\bi_latched[5][-3]~300\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\,
	datad => VCC,
	cin => \bi_latched[5][-3]~300\,
	combout => \bi_latched[5][-2]~303_combout\,
	cout => \bi_latched[5][-2]~304\);

-- Location: FF_X58_Y29_N21
\bi_latched[5][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-2]~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-2]~q\);

-- Location: LCCOMB_X58_Y24_N20
\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~30_combout\ = (\bi_latched[7][-2]~q\ & ((\bi_latched[5][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\)) # (!\bi_latched[5][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\) # (GND))))) # 
-- (!\bi_latched[7][-2]~q\ & ((\bi_latched[5][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\ & VCC)) # (!\bi_latched[5][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\))))
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\ = CARRY((\bi_latched[7][-2]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\) # (!\bi_latched[5][-2]~q\))) # (!\bi_latched[7][-2]~q\ & (!\bi_latched[5][-2]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-2]~q\,
	datab => \bi_latched[5][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\);

-- Location: FF_X58_Y24_N21
\g_radix4_2:1:u_radix4_2|b3i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~q\);

-- Location: LCCOMB_X56_Y26_N18
\br_latched[6][-2]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-2]~210_combout\ = (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & (\br_latched[6][-3]~209\ & VCC)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & 
-- (!\br_latched[6][-3]~209\)))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & (!\br_latched[6][-3]~209\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & 
-- ((\br_latched[6][-3]~209\) # (GND)))))
-- \br_latched[6][-2]~211\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\ & !\br_latched[6][-3]~209\)) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\ & 
-- ((!\br_latched[6][-3]~209\) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-2]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-2]~q\,
	datad => VCC,
	cin => \br_latched[6][-3]~209\,
	combout => \br_latched[6][-2]~210_combout\,
	cout => \br_latched[6][-2]~211\);

-- Location: FF_X56_Y26_N19
\br_latched[6][-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-2]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-2]~q\);

-- Location: LCCOMB_X56_Y24_N22
\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~30_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[6][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\)) # (!\br_latched[6][-2]~q\ & 
-- (\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\ & VCC)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[6][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\) # (GND))) # 
-- (!\br_latched[6][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\))))
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & (\br_latched[6][-2]~q\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[6][-2]~q\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\,
	datab => \br_latched[6][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\);

-- Location: FF_X56_Y24_N23
\g_radix4_2:1:u_radix4_2|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~q\);

-- Location: LCCOMB_X57_Y24_N22
\yr_sync[5][-3]~186\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-3]~186_combout\ = ((\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~q\ $ (!\yr_sync[5][-4]~185\)))) # (GND)
-- \yr_sync[5][-3]~187\ = CARRY((\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~q\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~q\) # (!\yr_sync[5][-4]~185\))) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~q\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~q\ & 
-- !\yr_sync[5][-4]~185\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[5][-4]~185\,
	combout => \yr_sync[5][-3]~186_combout\,
	cout => \yr_sync[5][-3]~187\);

-- Location: LCCOMB_X56_Y26_N20
\br_latched[6][-1]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][-1]~212_combout\ = ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ $ (!\br_latched[6][-2]~211\)))) # (GND)
-- \br_latched[6][-1]~213\ = CARRY((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & ((\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\) # (!\br_latched[6][-2]~211\))) # (!\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & 
-- (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ & !\br_latched[6][-2]~211\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\,
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \br_latched[6][-2]~211\,
	combout => \br_latched[6][-1]~212_combout\,
	cout => \br_latched[6][-1]~213\);

-- Location: FF_X56_Y26_N21
\br_latched[6][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][-1]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][-1]~q\);

-- Location: LCCOMB_X56_Y24_N24
\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~32_combout\ = ((\br_latched[6][-1]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\ = CARRY((\br_latched[6][-1]~q\ & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\)) # (!\br_latched[6][-1]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-1]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\);

-- Location: FF_X56_Y24_N25
\g_radix4_2:1:u_radix4_2|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\);

-- Location: LCCOMB_X58_Y31_N24
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~34_combout\ = (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ 
-- & (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\ & VCC)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\)))) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\)) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ & ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\) # (GND)))))
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~35\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\ & 
-- !\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\)) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\) # 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult1|mult_core|romout[2][6]~12_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-2]~33\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~34_combout\,
	cout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~35\);

-- Location: FF_X58_Y31_N25
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\);

-- Location: LCCOMB_X58_Y29_N22
\bi_latched[5][-1]~307\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][-1]~307_combout\ = ((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0) $ (\bi_latched[5][-2]~304\)))) # (GND)
-- \bi_latched[5][-1]~308\ = CARRY((\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & ((!\bi_latched[5][-2]~304\) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0)))) # (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & 
-- (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0) & !\bi_latched[5][-2]~304\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\,
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0),
	datad => VCC,
	cin => \bi_latched[5][-2]~304\,
	combout => \bi_latched[5][-1]~307_combout\,
	cout => \bi_latched[5][-1]~308\);

-- Location: FF_X58_Y29_N23
\bi_latched[5][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][-1]~307_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][-1]~q\);

-- Location: LCCOMB_X40_Y14_N26
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~38_combout\ = (\ai_sync[7][0]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\ & 
-- VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\)))) # (!\ai_sync[7][0]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~39\ = CARRY((\ai_sync[7][0]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\)) # 
-- (!\ai_sync[7][0]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ai_sync[7][0]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-2]~37\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~38_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~39\);

-- Location: FF_X40_Y14_N27
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\);

-- Location: LCCOMB_X60_Y18_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~34_combout\ = (\ar_sync[15][-1]~q\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\ & 
-- VCC)) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\)))) # (!\ar_sync[15][-1]~q\ & 
-- ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\)) # 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\) # (GND)))))
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~35\ = CARRY((\ar_sync[15][-1]~q\ & (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ & !\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\)) # 
-- (!\ar_sync[15][-1]~q\ & ((!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-2]~33\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~34_combout\,
	cout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~35\);

-- Location: FF_X60_Y18_N29
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\);

-- Location: LCCOMB_X59_Y14_N22
\bi_latched[7][-1]~309\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][-1]~309_combout\ = ((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ $ (\bi_latched[7][-2]~306\)))) # (GND)
-- \bi_latched[7][-1]~310\ = CARRY((\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & ((!\bi_latched[7][-2]~306\) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\))) # (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\ & 
-- (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\ & !\bi_latched[7][-2]~306\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~q\,
	datab => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~q\,
	datad => VCC,
	cin => \bi_latched[7][-2]~306\,
	combout => \bi_latched[7][-1]~309_combout\,
	cout => \bi_latched[7][-1]~310\);

-- Location: FF_X59_Y14_N23
\bi_latched[7][-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][-1]~309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][-1]~q\);

-- Location: LCCOMB_X58_Y24_N22
\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~32_combout\ = ((\bi_latched[5][-1]~q\ $ (\bi_latched[7][-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\ = CARRY((\bi_latched[5][-1]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\) # (!\bi_latched[7][-1]~q\))) # (!\bi_latched[5][-1]~q\ & (!\bi_latched[7][-1]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-1]~q\,
	datab => \bi_latched[7][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\);

-- Location: FF_X58_Y24_N23
\g_radix4_2:1:u_radix4_2|b3i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\);

-- Location: LCCOMB_X57_Y24_N24
\yr_sync[5][-2]~188\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-2]~188_combout\ = (\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\ & (\yr_sync[5][-3]~187\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\ & (!\yr_sync[5][-3]~187\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\ & (!\yr_sync[5][-3]~187\)) # (!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\ & ((\yr_sync[5][-3]~187\) # (GND)))))
-- \yr_sync[5][-2]~189\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\ & !\yr_sync[5][-3]~187\)) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\ & ((!\yr_sync[5][-3]~187\) # 
-- (!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[5][-3]~187\,
	combout => \yr_sync[5][-2]~188_combout\,
	cout => \yr_sync[5][-2]~189\);

-- Location: LCCOMB_X56_Y26_N22
\br_latched[6][0]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \br_latched[6][0]~214_combout\ = \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2\(0) $ (\br_latched[6][-1]~213\ $ (\g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w2\(0),
	datad => \g_NEDA_block1:2:g_NEDA_block2:1:u_neda|sub_w3\(0),
	cin => \br_latched[6][-1]~213\,
	combout => \br_latched[6][0]~214_combout\);

-- Location: FF_X56_Y26_N23
\br_latched[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \br_latched[6][0]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br_latched[6][0]~q\);

-- Location: LCCOMB_X56_Y24_N26
\g_radix4_2:1:u_radix4_2|b1r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~34_combout\ = (\br_latched[6][0]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & ((\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\) # (GND))))) # (!\br_latched[6][0]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\ & VCC)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & 
-- (!\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\))))
-- \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~35\ = CARRY((\br_latched[6][0]~q\ & ((!\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))) # (!\br_latched[6][0]~q\ & 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][0]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~35\);

-- Location: FF_X56_Y24_N27
\g_radix4_2:1:u_radix4_2|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~q\);

-- Location: LCCOMB_X60_Y18_N30
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[0]~36_combout\ = \ar_sync[15][-1]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~35\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ar_sync[15][-1]~q\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[-1]~35\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[0]~36_combout\);

-- Location: FF_X60_Y18_N31
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3\(0));

-- Location: LCCOMB_X40_Y14_N28
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[0]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[0]~40_combout\ = \ai_sync[7][0]~q\ $ (\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~39\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ai_sync[7][0]~q\,
	datad => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~28_combout\,
	cin => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[-1]~39\,
	combout => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[0]~40_combout\);

-- Location: FF_X40_Y14_N29
\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2[0]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2\(0));

-- Location: LCCOMB_X59_Y14_N24
\bi_latched[7][0]~313\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[7][0]~313_combout\ = \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3\(0) $ (\bi_latched[7][-1]~310\ $ (!\g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w3\(0),
	datad => \g_NEDA_block1:3:g_NEDA_block2:1:u_neda|sub_w2\(0),
	cin => \bi_latched[7][-1]~310\,
	combout => \bi_latched[7][0]~313_combout\);

-- Location: FF_X59_Y14_N25
\bi_latched[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[7][0]~313_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[7][0]~q\);

-- Location: LCCOMB_X58_Y31_N26
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[0]~36_combout\ = \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\ $ (\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~35\ $ (!\ai_sync[5][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~26_combout\,
	datad => \ai_sync[5][0]~q\,
	cin => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[-1]~35\,
	combout => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[0]~36_combout\);

-- Location: FF_X58_Y31_N27
\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2\(0));

-- Location: LCCOMB_X58_Y29_N24
\bi_latched[5][0]~311\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \bi_latched[5][0]~311_combout\ = \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0) $ (\bi_latched[5][-1]~308\ $ (!\g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w3\(0),
	datad => \g_NEDA_block1:1:g_NEDA_block2:1:u_neda|sub_w2\(0),
	cin => \bi_latched[5][-1]~308\,
	combout => \bi_latched[5][0]~311_combout\);

-- Location: FF_X58_Y29_N25
\bi_latched[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bi_latched[5][0]~311_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bi_latched[5][0]~q\);

-- Location: LCCOMB_X58_Y24_N24
\g_radix4_2:1:u_radix4_2|b3i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~34_combout\ = (\bi_latched[7][0]~q\ & ((\bi_latched[5][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\)) # (!\bi_latched[5][0]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\) # (GND))))) # 
-- (!\bi_latched[7][0]~q\ & ((\bi_latched[5][0]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\ & VCC)) # (!\bi_latched[5][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\))))
-- \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~35\ = CARRY((\bi_latched[7][0]~q\ & ((!\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\) # (!\bi_latched[5][0]~q\))) # (!\bi_latched[7][0]~q\ & (!\bi_latched[5][0]~q\ & !\g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][0]~q\,
	datab => \bi_latched[5][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~35\);

-- Location: FF_X58_Y24_N25
\g_radix4_2:1:u_radix4_2|b3i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~q\);

-- Location: LCCOMB_X57_Y24_N26
\yr_sync[5][-1]~190\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][-1]~190_combout\ = ((\g_radix4_2:1:u_radix4_2|b1r_latched[-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-1]~q\ $ (!\yr_sync[5][-2]~189\)))) # (GND)
-- \yr_sync[5][-1]~191\ = CARRY((\g_radix4_2:1:u_radix4_2|b1r_latched[-1]~q\ & ((\g_radix4_2:1:u_radix4_2|b3i_latched[-1]~q\) # (!\yr_sync[5][-2]~189\))) # (!\g_radix4_2:1:u_radix4_2|b1r_latched[-1]~q\ & (\g_radix4_2:1:u_radix4_2|b3i_latched[-1]~q\ & 
-- !\yr_sync[5][-2]~189\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[5][-2]~189\,
	combout => \yr_sync[5][-1]~190_combout\,
	cout => \yr_sync[5][-1]~191\);

-- Location: LCCOMB_X58_Y24_N26
\g_radix4_2:1:u_radix4_2|b3i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b3i_latched[0]~36_combout\ = \bi_latched[5][0]~q\ $ (\g_radix4_2:1:u_radix4_2|b3i_latched[-1]~35\ $ (\bi_latched[7][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \bi_latched[5][0]~q\,
	datad => \bi_latched[7][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b3i_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b3i_latched[0]~36_combout\);

-- Location: FF_X58_Y24_N27
\g_radix4_2:1:u_radix4_2|b3i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b3i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b3i_latched\(0));

-- Location: LCCOMB_X56_Y24_N28
\g_radix4_2:1:u_radix4_2|b1r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b1r_latched[0]~36_combout\ = \br_latched[6][0]~q\ $ (\g_radix4_2:1:u_radix4_2|b1r_latched[-1]~35\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][0]~q\,
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	cin => \g_radix4_2:1:u_radix4_2|b1r_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b1r_latched[0]~36_combout\);

-- Location: FF_X56_Y24_N29
\g_radix4_2:1:u_radix4_2|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b1r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b1r_latched\(0));

-- Location: LCCOMB_X57_Y24_N28
\yr_sync[5][0]~192\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[5][0]~192_combout\ = \g_radix4_2:1:u_radix4_2|b3i_latched\(0) $ (\g_radix4_2:1:u_radix4_2|b1r_latched\(0) $ (\yr_sync[5][-1]~191\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b3i_latched\(0),
	datab => \g_radix4_2:1:u_radix4_2|b1r_latched\(0),
	cin => \yr_sync[5][-1]~191\,
	combout => \yr_sync[5][0]~192_combout\);

-- Location: DSPMULT_X48_Y24_N0
\Mult10|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y24_N2
\Mult10|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y26_N2
\Add5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~0_combout\ = (\yi_sqr[5][-11]\ & (\yr_sqr[5][-11]\ $ (VCC))) # (!\yi_sqr[5][-11]\ & (\yr_sqr[5][-11]\ & VCC))
-- \Add5~1\ = CARRY((\yi_sqr[5][-11]\ & \yr_sqr[5][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-11]\,
	datab => \yr_sqr[5][-11]\,
	datad => VCC,
	combout => \Add5~0_combout\,
	cout => \Add5~1\);

-- Location: LCCOMB_X49_Y26_N4
\Add5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~2_combout\ = (\yi_sqr[5][-10]\ & ((\yr_sqr[5][-10]\ & (\Add5~1\ & VCC)) # (!\yr_sqr[5][-10]\ & (!\Add5~1\)))) # (!\yi_sqr[5][-10]\ & ((\yr_sqr[5][-10]\ & (!\Add5~1\)) # (!\yr_sqr[5][-10]\ & ((\Add5~1\) # (GND)))))
-- \Add5~3\ = CARRY((\yi_sqr[5][-10]\ & (!\yr_sqr[5][-10]\ & !\Add5~1\)) # (!\yi_sqr[5][-10]\ & ((!\Add5~1\) # (!\yr_sqr[5][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-10]\,
	datab => \yr_sqr[5][-10]\,
	datad => VCC,
	cin => \Add5~1\,
	combout => \Add5~2_combout\,
	cout => \Add5~3\);

-- Location: LCCOMB_X49_Y26_N6
\Add5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~4_combout\ = ((\yi_sqr[5][-9]\ $ (\yr_sqr[5][-9]\ $ (!\Add5~3\)))) # (GND)
-- \Add5~5\ = CARRY((\yi_sqr[5][-9]\ & ((\yr_sqr[5][-9]\) # (!\Add5~3\))) # (!\yi_sqr[5][-9]\ & (\yr_sqr[5][-9]\ & !\Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-9]\,
	datab => \yr_sqr[5][-9]\,
	datad => VCC,
	cin => \Add5~3\,
	combout => \Add5~4_combout\,
	cout => \Add5~5\);

-- Location: LCCOMB_X49_Y26_N8
\Add5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~6_combout\ = (\yr_sqr[5][-8]\ & ((\yi_sqr[5][-8]\ & (\Add5~5\ & VCC)) # (!\yi_sqr[5][-8]\ & (!\Add5~5\)))) # (!\yr_sqr[5][-8]\ & ((\yi_sqr[5][-8]\ & (!\Add5~5\)) # (!\yi_sqr[5][-8]\ & ((\Add5~5\) # (GND)))))
-- \Add5~7\ = CARRY((\yr_sqr[5][-8]\ & (!\yi_sqr[5][-8]\ & !\Add5~5\)) # (!\yr_sqr[5][-8]\ & ((!\Add5~5\) # (!\yi_sqr[5][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[5][-8]\,
	datab => \yi_sqr[5][-8]\,
	datad => VCC,
	cin => \Add5~5\,
	combout => \Add5~6_combout\,
	cout => \Add5~7\);

-- Location: LCCOMB_X49_Y26_N10
\Add5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~8_combout\ = ((\yi_sqr[5][-7]\ $ (\yr_sqr[5][-7]\ $ (!\Add5~7\)))) # (GND)
-- \Add5~9\ = CARRY((\yi_sqr[5][-7]\ & ((\yr_sqr[5][-7]\) # (!\Add5~7\))) # (!\yi_sqr[5][-7]\ & (\yr_sqr[5][-7]\ & !\Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-7]\,
	datab => \yr_sqr[5][-7]\,
	datad => VCC,
	cin => \Add5~7\,
	combout => \Add5~8_combout\,
	cout => \Add5~9\);

-- Location: LCCOMB_X49_Y26_N12
\Add5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~10_combout\ = (\yr_sqr[5][-6]\ & ((\yi_sqr[5][-6]\ & (\Add5~9\ & VCC)) # (!\yi_sqr[5][-6]\ & (!\Add5~9\)))) # (!\yr_sqr[5][-6]\ & ((\yi_sqr[5][-6]\ & (!\Add5~9\)) # (!\yi_sqr[5][-6]\ & ((\Add5~9\) # (GND)))))
-- \Add5~11\ = CARRY((\yr_sqr[5][-6]\ & (!\yi_sqr[5][-6]\ & !\Add5~9\)) # (!\yr_sqr[5][-6]\ & ((!\Add5~9\) # (!\yi_sqr[5][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[5][-6]\,
	datab => \yi_sqr[5][-6]\,
	datad => VCC,
	cin => \Add5~9\,
	combout => \Add5~10_combout\,
	cout => \Add5~11\);

-- Location: LCCOMB_X49_Y26_N14
\Add5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~12_combout\ = ((\yr_sqr[5][-5]\ $ (\yi_sqr[5][-5]\ $ (!\Add5~11\)))) # (GND)
-- \Add5~13\ = CARRY((\yr_sqr[5][-5]\ & ((\yi_sqr[5][-5]\) # (!\Add5~11\))) # (!\yr_sqr[5][-5]\ & (\yi_sqr[5][-5]\ & !\Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[5][-5]\,
	datab => \yi_sqr[5][-5]\,
	datad => VCC,
	cin => \Add5~11\,
	combout => \Add5~12_combout\,
	cout => \Add5~13\);

-- Location: LCCOMB_X49_Y26_N16
\Add5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~14_combout\ = (\yr_sqr[5][-4]\ & ((\yi_sqr[5][-4]\ & (\Add5~13\ & VCC)) # (!\yi_sqr[5][-4]\ & (!\Add5~13\)))) # (!\yr_sqr[5][-4]\ & ((\yi_sqr[5][-4]\ & (!\Add5~13\)) # (!\yi_sqr[5][-4]\ & ((\Add5~13\) # (GND)))))
-- \Add5~15\ = CARRY((\yr_sqr[5][-4]\ & (!\yi_sqr[5][-4]\ & !\Add5~13\)) # (!\yr_sqr[5][-4]\ & ((!\Add5~13\) # (!\yi_sqr[5][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[5][-4]\,
	datab => \yi_sqr[5][-4]\,
	datad => VCC,
	cin => \Add5~13\,
	combout => \Add5~14_combout\,
	cout => \Add5~15\);

-- Location: LCCOMB_X49_Y26_N18
\Add5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~16_combout\ = ((\yi_sqr[5][-3]\ $ (\yr_sqr[5][-3]\ $ (!\Add5~15\)))) # (GND)
-- \Add5~17\ = CARRY((\yi_sqr[5][-3]\ & ((\yr_sqr[5][-3]\) # (!\Add5~15\))) # (!\yi_sqr[5][-3]\ & (\yr_sqr[5][-3]\ & !\Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-3]\,
	datab => \yr_sqr[5][-3]\,
	datad => VCC,
	cin => \Add5~15\,
	combout => \Add5~16_combout\,
	cout => \Add5~17\);

-- Location: LCCOMB_X49_Y26_N20
\Add5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~18_combout\ = (\yi_sqr[5][-2]\ & ((\yr_sqr[5][-2]\ & (\Add5~17\ & VCC)) # (!\yr_sqr[5][-2]\ & (!\Add5~17\)))) # (!\yi_sqr[5][-2]\ & ((\yr_sqr[5][-2]\ & (!\Add5~17\)) # (!\yr_sqr[5][-2]\ & ((\Add5~17\) # (GND)))))
-- \Add5~19\ = CARRY((\yi_sqr[5][-2]\ & (!\yr_sqr[5][-2]\ & !\Add5~17\)) # (!\yi_sqr[5][-2]\ & ((!\Add5~17\) # (!\yr_sqr[5][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-2]\,
	datab => \yr_sqr[5][-2]\,
	datad => VCC,
	cin => \Add5~17\,
	combout => \Add5~18_combout\,
	cout => \Add5~19\);

-- Location: LCCOMB_X49_Y26_N22
\Add5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~20_combout\ = ((\yi_sqr[5][-1]\ $ (\yr_sqr[5][-1]\ $ (!\Add5~19\)))) # (GND)
-- \Add5~21\ = CARRY((\yi_sqr[5][-1]\ & ((\yr_sqr[5][-1]\) # (!\Add5~19\))) # (!\yi_sqr[5][-1]\ & (\yr_sqr[5][-1]\ & !\Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][-1]\,
	datab => \yr_sqr[5][-1]\,
	datad => VCC,
	cin => \Add5~19\,
	combout => \Add5~20_combout\,
	cout => \Add5~21\);

-- Location: LCCOMB_X49_Y26_N24
\Add5~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~22_combout\ = (\yi_sqr[5][0]\ & ((\yr_sqr[5][0]\ & (\Add5~21\ & VCC)) # (!\yr_sqr[5][0]\ & (!\Add5~21\)))) # (!\yi_sqr[5][0]\ & ((\yr_sqr[5][0]\ & (!\Add5~21\)) # (!\yr_sqr[5][0]\ & ((\Add5~21\) # (GND)))))
-- \Add5~23\ = CARRY((\yi_sqr[5][0]\ & (!\yr_sqr[5][0]\ & !\Add5~21\)) # (!\yi_sqr[5][0]\ & ((!\Add5~21\) # (!\yr_sqr[5][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][0]\,
	datab => \yr_sqr[5][0]\,
	datad => VCC,
	cin => \Add5~21\,
	combout => \Add5~22_combout\,
	cout => \Add5~23\);

-- Location: LCCOMB_X49_Y26_N26
\Add5~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add5~24_combout\ = \yi_sqr[5][0]\ $ (\Add5~23\ $ (\yr_sqr[5][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[5][0]\,
	datad => \yr_sqr[5][0]\,
	cin => \Add5~23\,
	combout => \Add5~24_combout\);

-- Location: LCCOMB_X49_Y30_N8
\result~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~22_combout\ = (\Add5~0_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~0_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~0_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~22_combout\);

-- Location: FF_X49_Y30_N9
\z[5][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-11]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N22
\result~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~23_combout\ = (\Add5~24_combout\ & ((\Add5~2_combout\) # (\Add5~22_combout\))) # (!\Add5~24_combout\ & (\Add5~2_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~24_combout\,
	datac => \Add5~2_combout\,
	datad => \Add5~22_combout\,
	combout => \result~23_combout\);

-- Location: FF_X49_Y30_N23
\z[5][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-10]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N24
\result~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~24_combout\ = (\Add5~4_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~4_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~4_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~24_combout\);

-- Location: FF_X49_Y30_N25
\z[5][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-9]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N2
\result~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~25_combout\ = (\Add5~6_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~6_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add5~6_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~25_combout\);

-- Location: FF_X49_Y30_N3
\z[5][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-8]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N28
\result~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~26_combout\ = (\Add5~8_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~8_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add5~8_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~26_combout\);

-- Location: FF_X49_Y30_N29
\z[5][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-7]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N14
\result~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~27_combout\ = (\Add5~24_combout\ & ((\Add5~10_combout\) # (\Add5~22_combout\))) # (!\Add5~24_combout\ & (\Add5~10_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~24_combout\,
	datac => \Add5~10_combout\,
	datad => \Add5~22_combout\,
	combout => \result~27_combout\);

-- Location: FF_X49_Y30_N15
\z[5][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-6]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N12
\result~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~28_combout\ = (\Add5~12_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~12_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add5~12_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~28_combout\);

-- Location: FF_X49_Y30_N13
\z[5][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-5]~reg0_q\);

-- Location: LCCOMB_X49_Y30_N18
\result~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~29_combout\ = (\Add5~24_combout\ & ((\Add5~14_combout\) # (\Add5~22_combout\))) # (!\Add5~24_combout\ & (\Add5~14_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~24_combout\,
	datac => \Add5~14_combout\,
	datad => \Add5~22_combout\,
	combout => \result~29_combout\);

-- Location: FF_X49_Y30_N19
\z[5][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-4]~reg0_q\);

-- Location: LCCOMB_X49_Y26_N0
\result~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~30_combout\ = (\Add5~16_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~16_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add5~16_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~30_combout\);

-- Location: FF_X49_Y26_N1
\z[5][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-3]~reg0_q\);

-- Location: LCCOMB_X49_Y26_N28
\result~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~31_combout\ = (\Add5~18_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~18_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add5~18_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~31_combout\);

-- Location: FF_X49_Y26_N29
\z[5][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-2]~reg0_q\);

-- Location: LCCOMB_X49_Y26_N30
\result~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~32_combout\ = (\Add5~20_combout\ & ((\Add5~24_combout\) # (\Add5~22_combout\))) # (!\Add5~20_combout\ & (\Add5~24_combout\ & \Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add5~20_combout\,
	datac => \Add5~24_combout\,
	datad => \Add5~22_combout\,
	combout => \result~32_combout\);

-- Location: FF_X49_Y26_N31
\z[5][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][-1]~reg0_q\);

-- Location: LCCOMB_X50_Y26_N0
\z[5][0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[5][0]~2_combout\ = !\Add5~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add5~24_combout\,
	combout => \z[5][0]~2_combout\);

-- Location: FF_X50_Y26_N1
\z[5][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[5][0]~reg0_q\);

-- Location: LCCOMB_X41_Y23_N2
\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\ = CARRY((\br_latched[0][-11]~q\) # (!\br_latched[2][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-11]~q\,
	datab => \br_latched[2][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\);

-- Location: LCCOMB_X41_Y23_N4
\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~14_combout\ = (\br_latched[2][-10]~q\ & ((\br_latched[0][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\)) # (!\br_latched[0][-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\) # 
-- (GND))))) # (!\br_latched[2][-10]~q\ & ((\br_latched[0][-10]~q\ & (\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[0][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\))))
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\ = CARRY((\br_latched[2][-10]~q\ & ((!\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\) # (!\br_latched[0][-10]~q\))) # (!\br_latched[2][-10]~q\ & (!\br_latched[0][-10]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-10]~q\,
	datab => \br_latched[0][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~13_cout\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~14_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\);

-- Location: FF_X41_Y23_N5
\g_radix4_2:0:u_radix4_2|b1r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~q\);

-- Location: LCCOMB_X41_Y23_N6
\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~16_combout\ = ((\br_latched[2][-9]~q\ $ (\br_latched[0][-9]~q\ $ (\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\ = CARRY((\br_latched[2][-9]~q\ & (\br_latched[0][-9]~q\ & !\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\)) # (!\br_latched[2][-9]~q\ & ((\br_latched[0][-9]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-9]~q\,
	datab => \br_latched[0][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-11]~15\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~16_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\);

-- Location: FF_X41_Y23_N7
\g_radix4_2:0:u_radix4_2|b1r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~q\);

-- Location: LCCOMB_X41_Y23_N8
\g_radix4_2:0:u_radix4_2|b1r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~18_combout\ = (\br_latched[0][-8]~q\ & ((\br_latched[2][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\)) # (!\br_latched[2][-8]~q\ & (\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\ & VCC)))) # 
-- (!\br_latched[0][-8]~q\ & ((\br_latched[2][-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\) # (GND))) # (!\br_latched[2][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\))))
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\ = CARRY((\br_latched[0][-8]~q\ & (\br_latched[2][-8]~q\ & !\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\)) # (!\br_latched[0][-8]~q\ & ((\br_latched[2][-8]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-8]~q\,
	datab => \br_latched[2][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-10]~17\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~18_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\);

-- Location: FF_X41_Y23_N9
\g_radix4_2:0:u_radix4_2|b1r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~q\);

-- Location: LCCOMB_X41_Y23_N10
\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~20_combout\ = ((\br_latched[2][-7]~q\ $ (\br_latched[0][-7]~q\ $ (\g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\ = CARRY((\br_latched[2][-7]~q\ & (\br_latched[0][-7]~q\ & !\g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\)) # (!\br_latched[2][-7]~q\ & ((\br_latched[0][-7]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-7]~q\,
	datab => \br_latched[0][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-9]~19\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~20_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\);

-- Location: FF_X41_Y23_N11
\g_radix4_2:0:u_radix4_2|b1r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~q\);

-- Location: LCCOMB_X41_Y23_N12
\g_radix4_2:0:u_radix4_2|b1r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~22_combout\ = (\br_latched[2][-6]~q\ & ((\br_latched[0][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\)) # (!\br_latched[0][-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\) # (GND))))) # 
-- (!\br_latched[2][-6]~q\ & ((\br_latched[0][-6]~q\ & (\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\ & VCC)) # (!\br_latched[0][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\))))
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\ = CARRY((\br_latched[2][-6]~q\ & ((!\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\) # (!\br_latched[0][-6]~q\))) # (!\br_latched[2][-6]~q\ & (!\br_latched[0][-6]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-6]~q\,
	datab => \br_latched[0][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-8]~21\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~22_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\);

-- Location: FF_X41_Y23_N13
\g_radix4_2:0:u_radix4_2|b1r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~q\);

-- Location: LCCOMB_X41_Y23_N14
\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~24_combout\ = ((\br_latched[0][-5]~q\ $ (\br_latched[2][-5]~q\ $ (\g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\ = CARRY((\br_latched[0][-5]~q\ & ((!\g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\) # (!\br_latched[2][-5]~q\))) # (!\br_latched[0][-5]~q\ & (!\br_latched[2][-5]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-5]~q\,
	datab => \br_latched[2][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-7]~23\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~24_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\);

-- Location: FF_X41_Y23_N15
\g_radix4_2:0:u_radix4_2|b1r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~q\);

-- Location: LCCOMB_X41_Y23_N16
\g_radix4_2:0:u_radix4_2|b1r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~26_combout\ = (\br_latched[0][-4]~q\ & ((\br_latched[2][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\)) # (!\br_latched[2][-4]~q\ & (\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\ & VCC)))) # 
-- (!\br_latched[0][-4]~q\ & ((\br_latched[2][-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\) # (GND))) # (!\br_latched[2][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\))))
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\ = CARRY((\br_latched[0][-4]~q\ & (\br_latched[2][-4]~q\ & !\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\)) # (!\br_latched[0][-4]~q\ & ((\br_latched[2][-4]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-4]~q\,
	datab => \br_latched[2][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-6]~25\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~26_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\);

-- Location: FF_X41_Y23_N17
\g_radix4_2:0:u_radix4_2|b1r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~q\);

-- Location: LCCOMB_X41_Y23_N18
\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~28_combout\ = ((\br_latched[0][-3]~q\ $ (\br_latched[2][-3]~q\ $ (\g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\ = CARRY((\br_latched[0][-3]~q\ & ((!\g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\) # (!\br_latched[2][-3]~q\))) # (!\br_latched[0][-3]~q\ & (!\br_latched[2][-3]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][-3]~q\,
	datab => \br_latched[2][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-5]~27\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~28_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\);

-- Location: FF_X41_Y23_N19
\g_radix4_2:0:u_radix4_2|b1r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~q\);

-- Location: LCCOMB_X41_Y23_N20
\g_radix4_2:0:u_radix4_2|b1r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~30_combout\ = (\br_latched[2][-2]~q\ & ((\br_latched[0][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\)) # (!\br_latched[0][-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\) # (GND))))) # 
-- (!\br_latched[2][-2]~q\ & ((\br_latched[0][-2]~q\ & (\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\ & VCC)) # (!\br_latched[0][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\))))
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\ = CARRY((\br_latched[2][-2]~q\ & ((!\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\) # (!\br_latched[0][-2]~q\))) # (!\br_latched[2][-2]~q\ & (!\br_latched[0][-2]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-2]~q\,
	datab => \br_latched[0][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-4]~29\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~30_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\);

-- Location: FF_X41_Y23_N21
\g_radix4_2:0:u_radix4_2|b1r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~q\);

-- Location: LCCOMB_X41_Y23_N22
\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~32_combout\ = ((\br_latched[2][-1]~q\ $ (\br_latched[0][-1]~q\ $ (\g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\ = CARRY((\br_latched[2][-1]~q\ & (\br_latched[0][-1]~q\ & !\g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\)) # (!\br_latched[2][-1]~q\ & ((\br_latched[0][-1]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[2][-1]~q\,
	datab => \br_latched[0][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-3]~31\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~32_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\);

-- Location: FF_X41_Y23_N23
\g_radix4_2:0:u_radix4_2|b1r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~q\);

-- Location: LCCOMB_X41_Y23_N24
\g_radix4_2:0:u_radix4_2|b1r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~34_combout\ = (\br_latched[0][0]~q\ & ((\br_latched[2][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\)) # (!\br_latched[2][0]~q\ & (\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\ & VCC)))) # 
-- (!\br_latched[0][0]~q\ & ((\br_latched[2][0]~q\ & ((\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\) # (GND))) # (!\br_latched[2][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\))))
-- \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~35\ = CARRY((\br_latched[0][0]~q\ & (\br_latched[2][0]~q\ & !\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\)) # (!\br_latched[0][0]~q\ & ((\br_latched[2][0]~q\) # (!\g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[0][0]~q\,
	datab => \br_latched[2][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-2]~33\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~34_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~35\);

-- Location: FF_X41_Y23_N25
\g_radix4_2:0:u_radix4_2|b1r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~q\);

-- Location: LCCOMB_X41_Y23_N26
\g_radix4_2:0:u_radix4_2|b1r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b1r_latched[0]~36_combout\ = \br_latched[2][0]~q\ $ (\g_radix4_2:0:u_radix4_2|b1r_latched[-1]~35\ $ (\br_latched[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \br_latched[2][0]~q\,
	datad => \br_latched[0][0]~q\,
	cin => \g_radix4_2:0:u_radix4_2|b1r_latched[-1]~35\,
	combout => \g_radix4_2:0:u_radix4_2|b1r_latched[0]~36_combout\);

-- Location: FF_X41_Y23_N27
\g_radix4_2:0:u_radix4_2|b1r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b1r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b1r_latched\(0));

-- Location: DSPMULT_X48_Y15_N0
\Mult8|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y15_N2
\Mult8|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X37_Y17_N6
\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\ = CARRY((\br_latched[1][-11]~q\) # (!\br_latched[3][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-11]~q\,
	datab => \br_latched[3][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\);

-- Location: LCCOMB_X37_Y17_N8
\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~14_combout\ = (\br_latched[1][-10]~q\ & ((\br_latched[3][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\)) # (!\br_latched[3][-10]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\ & VCC)))) 
-- # (!\br_latched[1][-10]~q\ & ((\br_latched[3][-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\) # (GND))) # (!\br_latched[3][-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\))))
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\ = CARRY((\br_latched[1][-10]~q\ & (\br_latched[3][-10]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\)) # (!\br_latched[1][-10]~q\ & ((\br_latched[3][-10]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-10]~q\,
	datab => \br_latched[3][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~13_cout\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~14_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\);

-- Location: FF_X37_Y17_N9
\g_radix4_2:0:u_radix4_2|b3r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\);

-- Location: LCCOMB_X37_Y17_N10
\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~16_combout\ = ((\br_latched[3][-9]~q\ $ (\br_latched[1][-9]~q\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\ = CARRY((\br_latched[3][-9]~q\ & (\br_latched[1][-9]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\)) # (!\br_latched[3][-9]~q\ & ((\br_latched[1][-9]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-9]~q\,
	datab => \br_latched[1][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~15\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~16_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\);

-- Location: FF_X37_Y17_N11
\g_radix4_2:0:u_radix4_2|b3r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~q\);

-- Location: LCCOMB_X49_Y17_N10
\yi_sync[4][-10]~155\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-10]~155_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\ $ (GND)))
-- \yi_sync[4][-10]~156\ = CARRY((!\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b3r_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[4][-10]~155_combout\,
	cout => \yi_sync[4][-10]~156\);

-- Location: LCCOMB_X37_Y17_N12
\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~18_combout\ = (\br_latched[1][-8]~q\ & ((\br_latched[3][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\)) # (!\br_latched[3][-8]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\ & VCC)))) # 
-- (!\br_latched[1][-8]~q\ & ((\br_latched[3][-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\) # (GND))) # (!\br_latched[3][-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\))))
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\ = CARRY((\br_latched[1][-8]~q\ & (\br_latched[3][-8]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\)) # (!\br_latched[1][-8]~q\ & ((\br_latched[3][-8]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-8]~q\,
	datab => \br_latched[3][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-10]~17\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~18_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\);

-- Location: FF_X37_Y17_N13
\g_radix4_2:0:u_radix4_2|b3r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~q\);

-- Location: LCCOMB_X49_Y17_N12
\yi_sync[4][-9]~157\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-9]~157_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~q\ & ((\yi_sync[4][-10]~156\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~q\ & (!\yi_sync[4][-10]~156\))
-- \yi_sync[4][-9]~158\ = CARRY((\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~q\) # (!\yi_sync[4][-10]~156\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[4][-10]~156\,
	combout => \yi_sync[4][-9]~157_combout\,
	cout => \yi_sync[4][-9]~158\);

-- Location: LCCOMB_X37_Y17_N14
\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~20_combout\ = ((\br_latched[1][-7]~q\ $ (\br_latched[3][-7]~q\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\ = CARRY((\br_latched[1][-7]~q\ & ((!\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\) # (!\br_latched[3][-7]~q\))) # (!\br_latched[1][-7]~q\ & (!\br_latched[3][-7]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-7]~q\,
	datab => \br_latched[3][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-9]~19\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~20_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\);

-- Location: FF_X37_Y17_N15
\g_radix4_2:0:u_radix4_2|b3r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~q\);

-- Location: LCCOMB_X49_Y17_N14
\yi_sync[4][-8]~159\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-8]~159_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~q\ & (!\yi_sync[4][-9]~158\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~q\ & (\yi_sync[4][-9]~158\ $ (GND)))
-- \yi_sync[4][-8]~160\ = CARRY((!\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~q\ & !\yi_sync[4][-9]~158\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[4][-9]~158\,
	combout => \yi_sync[4][-8]~159_combout\,
	cout => \yi_sync[4][-8]~160\);

-- Location: LCCOMB_X37_Y17_N16
\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~22_combout\ = (\br_latched[1][-6]~q\ & ((\br_latched[3][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[3][-6]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\ & VCC)))) # 
-- (!\br_latched[1][-6]~q\ & ((\br_latched[3][-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\) # (GND))) # (!\br_latched[3][-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\))))
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\ = CARRY((\br_latched[1][-6]~q\ & (\br_latched[3][-6]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\)) # (!\br_latched[1][-6]~q\ & ((\br_latched[3][-6]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-6]~q\,
	datab => \br_latched[3][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-8]~21\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~22_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\);

-- Location: FF_X37_Y17_N17
\g_radix4_2:0:u_radix4_2|b3r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~q\);

-- Location: LCCOMB_X49_Y17_N16
\yi_sync[4][-7]~161\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-7]~161_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~q\ & ((\yi_sync[4][-8]~160\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~q\ & (!\yi_sync[4][-8]~160\))
-- \yi_sync[4][-7]~162\ = CARRY((\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~q\) # (!\yi_sync[4][-8]~160\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[4][-8]~160\,
	combout => \yi_sync[4][-7]~161_combout\,
	cout => \yi_sync[4][-7]~162\);

-- Location: LCCOMB_X37_Y17_N18
\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~24_combout\ = ((\br_latched[3][-5]~q\ $ (\br_latched[1][-5]~q\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\ = CARRY((\br_latched[3][-5]~q\ & (\br_latched[1][-5]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\)) # (!\br_latched[3][-5]~q\ & ((\br_latched[1][-5]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-5]~q\,
	datab => \br_latched[1][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-7]~23\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~24_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\);

-- Location: FF_X37_Y17_N19
\g_radix4_2:0:u_radix4_2|b3r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~q\);

-- Location: LCCOMB_X49_Y17_N18
\yi_sync[4][-6]~163\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-6]~163_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~q\ & (!\yi_sync[4][-7]~162\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~q\ & (\yi_sync[4][-7]~162\ $ (GND)))
-- \yi_sync[4][-6]~164\ = CARRY((!\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~q\ & !\yi_sync[4][-7]~162\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[4][-7]~162\,
	combout => \yi_sync[4][-6]~163_combout\,
	cout => \yi_sync[4][-6]~164\);

-- Location: LCCOMB_X37_Y17_N20
\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~26_combout\ = (\br_latched[3][-4]~q\ & ((\br_latched[1][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\)) # (!\br_latched[1][-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\) # (GND))))) # 
-- (!\br_latched[3][-4]~q\ & ((\br_latched[1][-4]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\ & VCC)) # (!\br_latched[1][-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\))))
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\ = CARRY((\br_latched[3][-4]~q\ & ((!\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\) # (!\br_latched[1][-4]~q\))) # (!\br_latched[3][-4]~q\ & (!\br_latched[1][-4]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-4]~q\,
	datab => \br_latched[1][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-6]~25\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~26_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\);

-- Location: FF_X37_Y17_N21
\g_radix4_2:0:u_radix4_2|b3r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~q\);

-- Location: LCCOMB_X49_Y17_N20
\yi_sync[4][-5]~165\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-5]~165_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~q\ & ((\yi_sync[4][-6]~164\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~q\ & (!\yi_sync[4][-6]~164\))
-- \yi_sync[4][-5]~166\ = CARRY((\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~q\) # (!\yi_sync[4][-6]~164\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[4][-6]~164\,
	combout => \yi_sync[4][-5]~165_combout\,
	cout => \yi_sync[4][-5]~166\);

-- Location: LCCOMB_X37_Y17_N22
\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~28_combout\ = ((\br_latched[3][-3]~q\ $ (\br_latched[1][-3]~q\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\ = CARRY((\br_latched[3][-3]~q\ & (\br_latched[1][-3]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\)) # (!\br_latched[3][-3]~q\ & ((\br_latched[1][-3]~q\) # 
-- (!\g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-3]~q\,
	datab => \br_latched[1][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-5]~27\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~28_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\);

-- Location: FF_X37_Y17_N23
\g_radix4_2:0:u_radix4_2|b3r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~q\);

-- Location: LCCOMB_X49_Y17_N22
\yi_sync[4][-4]~167\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-4]~167_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~q\ & (!\yi_sync[4][-5]~166\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~q\ & (\yi_sync[4][-5]~166\ $ (GND)))
-- \yi_sync[4][-4]~168\ = CARRY((!\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~q\ & !\yi_sync[4][-5]~166\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[4][-5]~166\,
	combout => \yi_sync[4][-4]~167_combout\,
	cout => \yi_sync[4][-4]~168\);

-- Location: LCCOMB_X37_Y17_N24
\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~30_combout\ = (\br_latched[3][-2]~q\ & ((\br_latched[1][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\)) # (!\br_latched[1][-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\) # (GND))))) # 
-- (!\br_latched[3][-2]~q\ & ((\br_latched[1][-2]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\ & VCC)) # (!\br_latched[1][-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\))))
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\ = CARRY((\br_latched[3][-2]~q\ & ((!\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\) # (!\br_latched[1][-2]~q\))) # (!\br_latched[3][-2]~q\ & (!\br_latched[1][-2]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[3][-2]~q\,
	datab => \br_latched[1][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-4]~29\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~30_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\);

-- Location: FF_X37_Y17_N25
\g_radix4_2:0:u_radix4_2|b3r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~q\);

-- Location: LCCOMB_X49_Y17_N24
\yi_sync[4][-3]~169\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-3]~169_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~q\ & ((\yi_sync[4][-4]~168\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~q\ & (!\yi_sync[4][-4]~168\))
-- \yi_sync[4][-3]~170\ = CARRY((\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~q\) # (!\yi_sync[4][-4]~168\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[4][-4]~168\,
	combout => \yi_sync[4][-3]~169_combout\,
	cout => \yi_sync[4][-3]~170\);

-- Location: LCCOMB_X37_Y17_N26
\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~32_combout\ = ((\br_latched[1][-1]~q\ $ (\br_latched[3][-1]~q\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\ = CARRY((\br_latched[1][-1]~q\ & ((!\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\) # (!\br_latched[3][-1]~q\))) # (!\br_latched[1][-1]~q\ & (!\br_latched[3][-1]~q\ & 
-- !\g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][-1]~q\,
	datab => \br_latched[3][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-3]~31\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~32_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\);

-- Location: FF_X37_Y17_N27
\g_radix4_2:0:u_radix4_2|b3r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~q\);

-- Location: LCCOMB_X49_Y17_N26
\yi_sync[4][-2]~171\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-2]~171_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~q\ & (!\yi_sync[4][-3]~170\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~q\ & (\yi_sync[4][-3]~170\ $ (GND)))
-- \yi_sync[4][-2]~172\ = CARRY((!\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~q\ & !\yi_sync[4][-3]~170\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[4][-3]~170\,
	combout => \yi_sync[4][-2]~171_combout\,
	cout => \yi_sync[4][-2]~172\);

-- Location: LCCOMB_X37_Y17_N28
\g_radix4_2:0:u_radix4_2|b3r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~34_combout\ = (\br_latched[1][0]~q\ & ((\br_latched[3][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\)) # (!\br_latched[3][0]~q\ & (\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\ & VCC)))) # 
-- (!\br_latched[1][0]~q\ & ((\br_latched[3][0]~q\ & ((\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\) # (GND))) # (!\br_latched[3][0]~q\ & (!\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\))))
-- \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~35\ = CARRY((\br_latched[1][0]~q\ & (\br_latched[3][0]~q\ & !\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\)) # (!\br_latched[1][0]~q\ & ((\br_latched[3][0]~q\) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][0]~q\,
	datab => \br_latched[3][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-2]~33\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~34_combout\,
	cout => \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~35\);

-- Location: FF_X37_Y17_N29
\g_radix4_2:0:u_radix4_2|b3r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~q\);

-- Location: LCCOMB_X49_Y17_N28
\yi_sync[4][-1]~173\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][-1]~173_combout\ = (\g_radix4_2:0:u_radix4_2|b3r_latched[-1]~q\ & ((\yi_sync[4][-2]~172\) # (GND))) # (!\g_radix4_2:0:u_radix4_2|b3r_latched[-1]~q\ & (!\yi_sync[4][-2]~172\))
-- \yi_sync[4][-1]~174\ = CARRY((\g_radix4_2:0:u_radix4_2|b3r_latched[-1]~q\) # (!\yi_sync[4][-2]~172\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[4][-2]~172\,
	combout => \yi_sync[4][-1]~173_combout\,
	cout => \yi_sync[4][-1]~174\);

-- Location: LCCOMB_X37_Y17_N30
\g_radix4_2:0:u_radix4_2|b3r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:0:u_radix4_2|b3r_latched[0]~36_combout\ = \br_latched[1][0]~q\ $ (\br_latched[3][0]~q\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[1][0]~q\,
	datab => \br_latched[3][0]~q\,
	cin => \g_radix4_2:0:u_radix4_2|b3r_latched[-1]~35\,
	combout => \g_radix4_2:0:u_radix4_2|b3r_latched[0]~36_combout\);

-- Location: FF_X37_Y17_N31
\g_radix4_2:0:u_radix4_2|b3r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:0:u_radix4_2|b3r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:0:u_radix4_2|b3r_latched\(0));

-- Location: LCCOMB_X49_Y17_N30
\yi_sync[4][0]~175\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[4][0]~175_combout\ = \yi_sync[4][-1]~174\ $ (\g_radix4_2:0:u_radix4_2|b3r_latched\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \g_radix4_2:0:u_radix4_2|b3r_latched\(0),
	cin => \yi_sync[4][-1]~174\,
	combout => \yi_sync[4][0]~175_combout\);

-- Location: DSPMULT_X48_Y17_N0
\Mult9|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y17_N2
\Mult9|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X47_Y17_N4
\Add4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = (\yr_sqr[4][-11]\ & (\yi_sqr[4][-11]\ $ (VCC))) # (!\yr_sqr[4][-11]\ & (\yi_sqr[4][-11]\ & VCC))
-- \Add4~1\ = CARRY((\yr_sqr[4][-11]\ & \yi_sqr[4][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-11]\,
	datab => \yi_sqr[4][-11]\,
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X47_Y17_N6
\Add4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (\yi_sqr[4][-10]\ & ((\yr_sqr[4][-10]\ & (\Add4~1\ & VCC)) # (!\yr_sqr[4][-10]\ & (!\Add4~1\)))) # (!\yi_sqr[4][-10]\ & ((\yr_sqr[4][-10]\ & (!\Add4~1\)) # (!\yr_sqr[4][-10]\ & ((\Add4~1\) # (GND)))))
-- \Add4~3\ = CARRY((\yi_sqr[4][-10]\ & (!\yr_sqr[4][-10]\ & !\Add4~1\)) # (!\yi_sqr[4][-10]\ & ((!\Add4~1\) # (!\yr_sqr[4][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[4][-10]\,
	datab => \yr_sqr[4][-10]\,
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: LCCOMB_X47_Y17_N8
\Add4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = ((\yi_sqr[4][-9]\ $ (\yr_sqr[4][-9]\ $ (!\Add4~3\)))) # (GND)
-- \Add4~5\ = CARRY((\yi_sqr[4][-9]\ & ((\yr_sqr[4][-9]\) # (!\Add4~3\))) # (!\yi_sqr[4][-9]\ & (\yr_sqr[4][-9]\ & !\Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[4][-9]\,
	datab => \yr_sqr[4][-9]\,
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: LCCOMB_X47_Y17_N10
\Add4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (\yr_sqr[4][-8]\ & ((\yi_sqr[4][-8]\ & (\Add4~5\ & VCC)) # (!\yi_sqr[4][-8]\ & (!\Add4~5\)))) # (!\yr_sqr[4][-8]\ & ((\yi_sqr[4][-8]\ & (!\Add4~5\)) # (!\yi_sqr[4][-8]\ & ((\Add4~5\) # (GND)))))
-- \Add4~7\ = CARRY((\yr_sqr[4][-8]\ & (!\yi_sqr[4][-8]\ & !\Add4~5\)) # (!\yr_sqr[4][-8]\ & ((!\Add4~5\) # (!\yi_sqr[4][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-8]\,
	datab => \yi_sqr[4][-8]\,
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: LCCOMB_X47_Y17_N12
\Add4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~8_combout\ = ((\yr_sqr[4][-7]\ $ (\yi_sqr[4][-7]\ $ (!\Add4~7\)))) # (GND)
-- \Add4~9\ = CARRY((\yr_sqr[4][-7]\ & ((\yi_sqr[4][-7]\) # (!\Add4~7\))) # (!\yr_sqr[4][-7]\ & (\yi_sqr[4][-7]\ & !\Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-7]\,
	datab => \yi_sqr[4][-7]\,
	datad => VCC,
	cin => \Add4~7\,
	combout => \Add4~8_combout\,
	cout => \Add4~9\);

-- Location: LCCOMB_X47_Y17_N14
\Add4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~10_combout\ = (\yr_sqr[4][-6]\ & ((\yi_sqr[4][-6]\ & (\Add4~9\ & VCC)) # (!\yi_sqr[4][-6]\ & (!\Add4~9\)))) # (!\yr_sqr[4][-6]\ & ((\yi_sqr[4][-6]\ & (!\Add4~9\)) # (!\yi_sqr[4][-6]\ & ((\Add4~9\) # (GND)))))
-- \Add4~11\ = CARRY((\yr_sqr[4][-6]\ & (!\yi_sqr[4][-6]\ & !\Add4~9\)) # (!\yr_sqr[4][-6]\ & ((!\Add4~9\) # (!\yi_sqr[4][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-6]\,
	datab => \yi_sqr[4][-6]\,
	datad => VCC,
	cin => \Add4~9\,
	combout => \Add4~10_combout\,
	cout => \Add4~11\);

-- Location: LCCOMB_X47_Y17_N16
\Add4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~12_combout\ = ((\yr_sqr[4][-5]\ $ (\yi_sqr[4][-5]\ $ (!\Add4~11\)))) # (GND)
-- \Add4~13\ = CARRY((\yr_sqr[4][-5]\ & ((\yi_sqr[4][-5]\) # (!\Add4~11\))) # (!\yr_sqr[4][-5]\ & (\yi_sqr[4][-5]\ & !\Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-5]\,
	datab => \yi_sqr[4][-5]\,
	datad => VCC,
	cin => \Add4~11\,
	combout => \Add4~12_combout\,
	cout => \Add4~13\);

-- Location: LCCOMB_X47_Y17_N18
\Add4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~14_combout\ = (\yr_sqr[4][-4]\ & ((\yi_sqr[4][-4]\ & (\Add4~13\ & VCC)) # (!\yi_sqr[4][-4]\ & (!\Add4~13\)))) # (!\yr_sqr[4][-4]\ & ((\yi_sqr[4][-4]\ & (!\Add4~13\)) # (!\yi_sqr[4][-4]\ & ((\Add4~13\) # (GND)))))
-- \Add4~15\ = CARRY((\yr_sqr[4][-4]\ & (!\yi_sqr[4][-4]\ & !\Add4~13\)) # (!\yr_sqr[4][-4]\ & ((!\Add4~13\) # (!\yi_sqr[4][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-4]\,
	datab => \yi_sqr[4][-4]\,
	datad => VCC,
	cin => \Add4~13\,
	combout => \Add4~14_combout\,
	cout => \Add4~15\);

-- Location: LCCOMB_X47_Y17_N20
\Add4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~16_combout\ = ((\yr_sqr[4][-3]\ $ (\yi_sqr[4][-3]\ $ (!\Add4~15\)))) # (GND)
-- \Add4~17\ = CARRY((\yr_sqr[4][-3]\ & ((\yi_sqr[4][-3]\) # (!\Add4~15\))) # (!\yr_sqr[4][-3]\ & (\yi_sqr[4][-3]\ & !\Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-3]\,
	datab => \yi_sqr[4][-3]\,
	datad => VCC,
	cin => \Add4~15\,
	combout => \Add4~16_combout\,
	cout => \Add4~17\);

-- Location: LCCOMB_X47_Y17_N22
\Add4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~18_combout\ = (\yr_sqr[4][-2]\ & ((\yi_sqr[4][-2]\ & (\Add4~17\ & VCC)) # (!\yi_sqr[4][-2]\ & (!\Add4~17\)))) # (!\yr_sqr[4][-2]\ & ((\yi_sqr[4][-2]\ & (!\Add4~17\)) # (!\yi_sqr[4][-2]\ & ((\Add4~17\) # (GND)))))
-- \Add4~19\ = CARRY((\yr_sqr[4][-2]\ & (!\yi_sqr[4][-2]\ & !\Add4~17\)) # (!\yr_sqr[4][-2]\ & ((!\Add4~17\) # (!\yi_sqr[4][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-2]\,
	datab => \yi_sqr[4][-2]\,
	datad => VCC,
	cin => \Add4~17\,
	combout => \Add4~18_combout\,
	cout => \Add4~19\);

-- Location: LCCOMB_X47_Y17_N24
\Add4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~20_combout\ = ((\yr_sqr[4][-1]\ $ (\yi_sqr[4][-1]\ $ (!\Add4~19\)))) # (GND)
-- \Add4~21\ = CARRY((\yr_sqr[4][-1]\ & ((\yi_sqr[4][-1]\) # (!\Add4~19\))) # (!\yr_sqr[4][-1]\ & (\yi_sqr[4][-1]\ & !\Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[4][-1]\,
	datab => \yi_sqr[4][-1]\,
	datad => VCC,
	cin => \Add4~19\,
	combout => \Add4~20_combout\,
	cout => \Add4~21\);

-- Location: LCCOMB_X47_Y17_N26
\Add4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~22_combout\ = (\yi_sqr[4][0]\ & ((\yr_sqr[4][0]\ & (\Add4~21\ & VCC)) # (!\yr_sqr[4][0]\ & (!\Add4~21\)))) # (!\yi_sqr[4][0]\ & ((\yr_sqr[4][0]\ & (!\Add4~21\)) # (!\yr_sqr[4][0]\ & ((\Add4~21\) # (GND)))))
-- \Add4~23\ = CARRY((\yi_sqr[4][0]\ & (!\yr_sqr[4][0]\ & !\Add4~21\)) # (!\yi_sqr[4][0]\ & ((!\Add4~21\) # (!\yr_sqr[4][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[4][0]\,
	datab => \yr_sqr[4][0]\,
	datad => VCC,
	cin => \Add4~21\,
	combout => \Add4~22_combout\,
	cout => \Add4~23\);

-- Location: LCCOMB_X47_Y17_N28
\Add4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add4~24_combout\ = \yi_sqr[4][0]\ $ (\Add4~23\ $ (\yr_sqr[4][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[4][0]\,
	datad => \yr_sqr[4][0]\,
	cin => \Add4~23\,
	combout => \Add4~24_combout\);

-- Location: LCCOMB_X47_Y17_N0
\result~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~33_combout\ = (\Add4~0_combout\ & ((\Add4~22_combout\) # (\Add4~24_combout\))) # (!\Add4~0_combout\ & (\Add4~22_combout\ & \Add4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~0_combout\,
	datac => \Add4~22_combout\,
	datad => \Add4~24_combout\,
	combout => \result~33_combout\);

-- Location: FF_X47_Y17_N1
\z[4][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-11]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N4
\result~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~34_combout\ = (\Add4~24_combout\ & ((\Add4~2_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~2_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~2_combout\,
	datad => \Add4~22_combout\,
	combout => \result~34_combout\);

-- Location: FF_X47_Y14_N5
\z[4][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-10]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N22
\result~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~35_combout\ = (\Add4~4_combout\ & ((\Add4~22_combout\) # (\Add4~24_combout\))) # (!\Add4~4_combout\ & (\Add4~22_combout\ & \Add4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~4_combout\,
	datab => \Add4~22_combout\,
	datad => \Add4~24_combout\,
	combout => \result~35_combout\);

-- Location: FF_X47_Y14_N23
\z[4][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-9]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N0
\result~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~36_combout\ = (\Add4~24_combout\ & ((\Add4~6_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~6_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~6_combout\,
	datad => \Add4~22_combout\,
	combout => \result~36_combout\);

-- Location: FF_X47_Y14_N1
\z[4][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-8]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N30
\result~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~37_combout\ = (\Add4~24_combout\ & ((\Add4~8_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~8_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~8_combout\,
	datad => \Add4~22_combout\,
	combout => \result~37_combout\);

-- Location: FF_X47_Y14_N31
\z[4][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-7]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N12
\result~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~38_combout\ = (\Add4~24_combout\ & ((\Add4~10_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~10_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~10_combout\,
	datad => \Add4~22_combout\,
	combout => \result~38_combout\);

-- Location: FF_X47_Y14_N13
\z[4][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-6]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N26
\result~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~39_combout\ = (\Add4~24_combout\ & ((\Add4~12_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~12_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~12_combout\,
	datad => \Add4~22_combout\,
	combout => \result~39_combout\);

-- Location: FF_X47_Y14_N27
\z[4][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-5]~reg0_q\);

-- Location: LCCOMB_X47_Y17_N2
\result~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~40_combout\ = (\Add4~14_combout\ & ((\Add4~22_combout\) # (\Add4~24_combout\))) # (!\Add4~14_combout\ & (\Add4~22_combout\ & \Add4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~14_combout\,
	datac => \Add4~22_combout\,
	datad => \Add4~24_combout\,
	combout => \result~40_combout\);

-- Location: FF_X47_Y17_N3
\z[4][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-4]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N20
\result~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~41_combout\ = (\Add4~24_combout\ & ((\Add4~16_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~16_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~16_combout\,
	datad => \Add4~22_combout\,
	combout => \result~41_combout\);

-- Location: FF_X47_Y14_N21
\z[4][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-3]~reg0_q\);

-- Location: LCCOMB_X47_Y17_N30
\result~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~42_combout\ = (\Add4~18_combout\ & ((\Add4~22_combout\) # (\Add4~24_combout\))) # (!\Add4~18_combout\ & (\Add4~22_combout\ & \Add4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~18_combout\,
	datac => \Add4~22_combout\,
	datad => \Add4~24_combout\,
	combout => \result~42_combout\);

-- Location: FF_X47_Y17_N31
\z[4][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-2]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N10
\result~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~43_combout\ = (\Add4~24_combout\ & ((\Add4~20_combout\) # (\Add4~22_combout\))) # (!\Add4~24_combout\ & (\Add4~20_combout\ & \Add4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add4~24_combout\,
	datac => \Add4~20_combout\,
	datad => \Add4~22_combout\,
	combout => \result~43_combout\);

-- Location: FF_X47_Y14_N11
\z[4][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][-1]~reg0_q\);

-- Location: LCCOMB_X47_Y14_N24
\z[4][0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[4][0]~3_combout\ = !\Add4~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add4~24_combout\,
	combout => \z[4][0]~3_combout\);

-- Location: FF_X47_Y14_N25
\z[4][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[4][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[4][0]~reg0_q\);

-- Location: LCCOMB_X55_Y19_N2
\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\ = CARRY((\br_latched[15][-11]~q\ & \br_latched[13][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-11]~q\,
	datab => \br_latched[13][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X55_Y19_N4
\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~14_combout\ = (\br_latched[15][-10]~q\ & ((\br_latched[13][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[13][-10]~q\ & 
-- (!\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\)))) # (!\br_latched[15][-10]~q\ & ((\br_latched[13][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[13][-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\) # 
-- (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\ = CARRY((\br_latched[15][-10]~q\ & (!\br_latched[13][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[15][-10]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\) # 
-- (!\br_latched[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-10]~q\,
	datab => \br_latched[13][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\);

-- Location: FF_X55_Y19_N5
\g_radix4_2:3:u_radix4_2|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~q\);

-- Location: LCCOMB_X54_Y23_N0
\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\ & \br_latched[14][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\,
	datab => \br_latched[14][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X54_Y23_N2
\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~14_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[14][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\ & VCC)) # 
-- (!\br_latched[14][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[14][-10]~q\ & 
-- (!\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\)) # (!\br_latched[14][-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (!\br_latched[14][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((!\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\) # (!\br_latched[14][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\,
	datab => \br_latched[14][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\);

-- Location: FF_X54_Y23_N3
\g_radix4_2:3:u_radix4_2|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~q\);

-- Location: LCCOMB_X54_Y19_N0
\yr_sync[3][-11]~194\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-11]~194_combout\ = (\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~q\ & VCC))
-- \yr_sync[3][-11]~195\ = CARRY((\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~q\ & \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~q\,
	datad => VCC,
	combout => \yr_sync[3][-11]~194_combout\,
	cout => \yr_sync[3][-11]~195\);

-- Location: LCCOMB_X55_Y19_N6
\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~16_combout\ = ((\br_latched[13][-9]~q\ $ (\br_latched[15][-9]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\ = CARRY((\br_latched[13][-9]~q\ & ((\br_latched[15][-9]~q\) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\))) # (!\br_latched[13][-9]~q\ & (\br_latched[15][-9]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-9]~q\,
	datab => \br_latched[15][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\);

-- Location: FF_X55_Y19_N7
\g_radix4_2:3:u_radix4_2|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\);

-- Location: LCCOMB_X54_Y23_N4
\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~16_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ $ (\br_latched[14][-9]~q\ $ (!\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & ((\br_latched[14][-9]~q\) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & (\br_latched[14][-9]~q\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\,
	datab => \br_latched[14][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\);

-- Location: FF_X54_Y23_N5
\g_radix4_2:3:u_radix4_2|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\);

-- Location: LCCOMB_X54_Y19_N2
\yr_sync[3][-10]~196\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-10]~196_combout\ = (\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\ & (\yr_sync[3][-11]~195\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\ & (!\yr_sync[3][-11]~195\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\ & (!\yr_sync[3][-11]~195\)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\ & ((\yr_sync[3][-11]~195\) # (GND)))))
-- \yr_sync[3][-10]~197\ = CARRY((\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\ & !\yr_sync[3][-11]~195\)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\ & ((!\yr_sync[3][-11]~195\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \yr_sync[3][-11]~195\,
	combout => \yr_sync[3][-10]~196_combout\,
	cout => \yr_sync[3][-10]~197\);

-- Location: LCCOMB_X54_Y23_N6
\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~18_combout\ = (\br_latched[14][-8]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\)))) # (!\br_latched[14][-8]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\ = CARRY((\br_latched[14][-8]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\)) # (!\br_latched[14][-8]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-8]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\);

-- Location: FF_X54_Y23_N7
\g_radix4_2:3:u_radix4_2|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~q\);

-- Location: LCCOMB_X55_Y19_N8
\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~18_combout\ = (\br_latched[15][-8]~q\ & ((\br_latched[13][-8]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\ & VCC)) # (!\br_latched[13][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\)))) # 
-- (!\br_latched[15][-8]~q\ & ((\br_latched[13][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[13][-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\ = CARRY((\br_latched[15][-8]~q\ & (!\br_latched[13][-8]~q\ & !\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[15][-8]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\) # 
-- (!\br_latched[13][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-8]~q\,
	datab => \br_latched[13][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\);

-- Location: FF_X55_Y19_N9
\g_radix4_2:3:u_radix4_2|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~q\);

-- Location: LCCOMB_X54_Y19_N4
\yr_sync[3][-9]~198\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-9]~198_combout\ = ((\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~q\ $ (!\yr_sync[3][-10]~197\)))) # (GND)
-- \yr_sync[3][-9]~199\ = CARRY((\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~q\) # (!\yr_sync[3][-10]~197\))) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~q\ & 
-- !\yr_sync[3][-10]~197\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~q\,
	datad => VCC,
	cin => \yr_sync[3][-10]~197\,
	combout => \yr_sync[3][-9]~198_combout\,
	cout => \yr_sync[3][-9]~199\);

-- Location: LCCOMB_X55_Y19_N10
\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~20_combout\ = ((\br_latched[15][-7]~q\ $ (\br_latched[13][-7]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\ = CARRY((\br_latched[15][-7]~q\ & ((\br_latched[13][-7]~q\) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\))) # (!\br_latched[15][-7]~q\ & (\br_latched[13][-7]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-7]~q\,
	datab => \br_latched[13][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\);

-- Location: FF_X55_Y19_N11
\g_radix4_2:3:u_radix4_2|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\);

-- Location: LCCOMB_X54_Y23_N8
\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~20_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ $ (\br_latched[14][-7]~q\ $ (!\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & ((\br_latched[14][-7]~q\) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & (\br_latched[14][-7]~q\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\,
	datab => \br_latched[14][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\);

-- Location: FF_X54_Y23_N9
\g_radix4_2:3:u_radix4_2|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\);

-- Location: LCCOMB_X54_Y19_N6
\yr_sync[3][-8]~200\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-8]~200_combout\ = (\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\ & (\yr_sync[3][-9]~199\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\ & (!\yr_sync[3][-9]~199\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\ & (!\yr_sync[3][-9]~199\)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\ & ((\yr_sync[3][-9]~199\) # (GND)))))
-- \yr_sync[3][-8]~201\ = CARRY((\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\ & !\yr_sync[3][-9]~199\)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\ & ((!\yr_sync[3][-9]~199\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[3][-9]~199\,
	combout => \yr_sync[3][-8]~200_combout\,
	cout => \yr_sync[3][-8]~201\);

-- Location: LCCOMB_X54_Y23_N10
\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~22_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((\br_latched[14][-6]~q\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\ & VCC)) # 
-- (!\br_latched[14][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((\br_latched[14][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\)) 
-- # (!\br_latched[14][-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & (!\br_latched[14][-6]~q\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((!\g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\) # (!\br_latched[14][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\,
	datab => \br_latched[14][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\);

-- Location: FF_X54_Y23_N11
\g_radix4_2:3:u_radix4_2|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~q\);

-- Location: LCCOMB_X55_Y19_N12
\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~22_combout\ = (\br_latched[13][-6]~q\ & ((\br_latched[15][-6]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\ & VCC)) # (!\br_latched[15][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\)))) # 
-- (!\br_latched[13][-6]~q\ & ((\br_latched[15][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[15][-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\ = CARRY((\br_latched[13][-6]~q\ & (!\br_latched[15][-6]~q\ & !\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[13][-6]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\) # 
-- (!\br_latched[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-6]~q\,
	datab => \br_latched[15][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\);

-- Location: FF_X55_Y19_N13
\g_radix4_2:3:u_radix4_2|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~q\);

-- Location: LCCOMB_X54_Y19_N8
\yr_sync[3][-7]~202\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-7]~202_combout\ = ((\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~q\ $ (!\yr_sync[3][-8]~201\)))) # (GND)
-- \yr_sync[3][-7]~203\ = CARRY((\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~q\) # (!\yr_sync[3][-8]~201\))) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~q\ & 
-- !\yr_sync[3][-8]~201\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[3][-8]~201\,
	combout => \yr_sync[3][-7]~202_combout\,
	cout => \yr_sync[3][-7]~203\);

-- Location: LCCOMB_X54_Y23_N12
\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~24_combout\ = ((\br_latched[14][-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ $ (!\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\ = CARRY((\br_latched[14][-5]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\))) # (!\br_latched[14][-5]~q\ 
-- & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\);

-- Location: FF_X54_Y23_N13
\g_radix4_2:3:u_radix4_2|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\);

-- Location: LCCOMB_X55_Y19_N14
\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~24_combout\ = ((\br_latched[15][-5]~q\ $ (\br_latched[13][-5]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\ = CARRY((\br_latched[15][-5]~q\ & ((\br_latched[13][-5]~q\) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\))) # (!\br_latched[15][-5]~q\ & (\br_latched[13][-5]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-5]~q\,
	datab => \br_latched[13][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\);

-- Location: FF_X55_Y19_N15
\g_radix4_2:3:u_radix4_2|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\);

-- Location: LCCOMB_X54_Y19_N10
\yr_sync[3][-6]~204\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-6]~204_combout\ = (\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\ & (\yr_sync[3][-7]~203\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\ & (!\yr_sync[3][-7]~203\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\ & (!\yr_sync[3][-7]~203\)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\ & ((\yr_sync[3][-7]~203\) # (GND)))))
-- \yr_sync[3][-6]~205\ = CARRY((\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\ & !\yr_sync[3][-7]~203\)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\ & ((!\yr_sync[3][-7]~203\) # 
-- (!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~q\,
	datad => VCC,
	cin => \yr_sync[3][-7]~203\,
	combout => \yr_sync[3][-6]~204_combout\,
	cout => \yr_sync[3][-6]~205\);

-- Location: LCCOMB_X54_Y23_N14
\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~26_combout\ = (\br_latched[14][-4]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\)))) # (!\br_latched[14][-4]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\ = CARRY((\br_latched[14][-4]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\)) # (!\br_latched[14][-4]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-4]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\);

-- Location: FF_X54_Y23_N15
\g_radix4_2:3:u_radix4_2|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~q\);

-- Location: LCCOMB_X55_Y19_N16
\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~26_combout\ = (\br_latched[15][-4]~q\ & ((\br_latched[13][-4]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\ & VCC)) # (!\br_latched[13][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\)))) # 
-- (!\br_latched[15][-4]~q\ & ((\br_latched[13][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[13][-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\ = CARRY((\br_latched[15][-4]~q\ & (!\br_latched[13][-4]~q\ & !\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[15][-4]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\) # 
-- (!\br_latched[13][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-4]~q\,
	datab => \br_latched[13][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\);

-- Location: FF_X55_Y19_N17
\g_radix4_2:3:u_radix4_2|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~q\);

-- Location: LCCOMB_X54_Y19_N12
\yr_sync[3][-5]~206\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-5]~206_combout\ = ((\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~q\ $ (!\yr_sync[3][-6]~205\)))) # (GND)
-- \yr_sync[3][-5]~207\ = CARRY((\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~q\) # (!\yr_sync[3][-6]~205\))) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~q\ & 
-- !\yr_sync[3][-6]~205\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~q\,
	datad => VCC,
	cin => \yr_sync[3][-6]~205\,
	combout => \yr_sync[3][-5]~206_combout\,
	cout => \yr_sync[3][-5]~207\);

-- Location: LCCOMB_X55_Y19_N18
\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~28_combout\ = ((\br_latched[13][-3]~q\ $ (\br_latched[15][-3]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\ = CARRY((\br_latched[13][-3]~q\ & ((\br_latched[15][-3]~q\) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\))) # (!\br_latched[13][-3]~q\ & (\br_latched[15][-3]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-3]~q\,
	datab => \br_latched[15][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\);

-- Location: FF_X55_Y19_N19
\g_radix4_2:3:u_radix4_2|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\);

-- Location: LCCOMB_X54_Y23_N16
\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~28_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ $ (\br_latched[14][-3]~q\ $ (!\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ & ((\br_latched[14][-3]~q\) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ & (\br_latched[14][-3]~q\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\,
	datab => \br_latched[14][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\);

-- Location: FF_X54_Y23_N17
\g_radix4_2:3:u_radix4_2|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\);

-- Location: LCCOMB_X54_Y19_N14
\yr_sync[3][-4]~208\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-4]~208_combout\ = (\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\ & (\yr_sync[3][-5]~207\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\ & (!\yr_sync[3][-5]~207\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\ & (!\yr_sync[3][-5]~207\)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\ & ((\yr_sync[3][-5]~207\) # (GND)))))
-- \yr_sync[3][-4]~209\ = CARRY((\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\ & !\yr_sync[3][-5]~207\)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\ & ((!\yr_sync[3][-5]~207\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[3][-5]~207\,
	combout => \yr_sync[3][-4]~208_combout\,
	cout => \yr_sync[3][-4]~209\);

-- Location: LCCOMB_X55_Y19_N20
\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~30_combout\ = (\br_latched[15][-2]~q\ & ((\br_latched[13][-2]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\ & VCC)) # (!\br_latched[13][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\)))) # 
-- (!\br_latched[15][-2]~q\ & ((\br_latched[13][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[13][-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\ = CARRY((\br_latched[15][-2]~q\ & (!\br_latched[13][-2]~q\ & !\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[15][-2]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\) # 
-- (!\br_latched[13][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][-2]~q\,
	datab => \br_latched[13][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\);

-- Location: FF_X55_Y19_N21
\g_radix4_2:3:u_radix4_2|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~q\);

-- Location: LCCOMB_X54_Y23_N18
\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~30_combout\ = (\br_latched[14][-2]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\)))) # (!\br_latched[14][-2]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\ = CARRY((\br_latched[14][-2]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\)) # (!\br_latched[14][-2]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-2]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\);

-- Location: FF_X54_Y23_N19
\g_radix4_2:3:u_radix4_2|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~q\);

-- Location: LCCOMB_X54_Y19_N16
\yr_sync[3][-3]~210\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-3]~210_combout\ = ((\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~q\ $ (\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~q\ $ (!\yr_sync[3][-4]~209\)))) # (GND)
-- \yr_sync[3][-3]~211\ = CARRY((\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~q\) # (!\yr_sync[3][-4]~209\))) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~q\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~q\ & 
-- !\yr_sync[3][-4]~209\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[3][-4]~209\,
	combout => \yr_sync[3][-3]~210_combout\,
	cout => \yr_sync[3][-3]~211\);

-- Location: LCCOMB_X54_Y23_N20
\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~32_combout\ = ((\br_latched[14][-1]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ $ (!\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\ = CARRY((\br_latched[14][-1]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\))) # (!\br_latched[14][-1]~q\ 
-- & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][-1]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\);

-- Location: FF_X54_Y23_N21
\g_radix4_2:3:u_radix4_2|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\);

-- Location: LCCOMB_X55_Y19_N22
\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~32_combout\ = ((\br_latched[13][-1]~q\ $ (\br_latched[15][-1]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\ = CARRY((\br_latched[13][-1]~q\ & ((\br_latched[15][-1]~q\) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\))) # (!\br_latched[13][-1]~q\ & (\br_latched[15][-1]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[13][-1]~q\,
	datab => \br_latched[15][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\);

-- Location: FF_X55_Y19_N23
\g_radix4_2:3:u_radix4_2|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\);

-- Location: LCCOMB_X54_Y19_N18
\yr_sync[3][-2]~212\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-2]~212_combout\ = (\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\ & (\yr_sync[3][-3]~211\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[3][-3]~211\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[3][-3]~211\)) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\ & ((\yr_sync[3][-3]~211\) # (GND)))))
-- \yr_sync[3][-2]~213\ = CARRY((\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\ & !\yr_sync[3][-3]~211\)) # (!\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\ & ((!\yr_sync[3][-3]~211\) # 
-- (!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[3][-3]~211\,
	combout => \yr_sync[3][-2]~212_combout\,
	cout => \yr_sync[3][-2]~213\);

-- Location: LCCOMB_X55_Y19_N24
\g_radix4_2:3:u_radix4_2|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~34_combout\ = (\br_latched[15][0]~q\ & ((\br_latched[13][0]~q\ & (\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\ & VCC)) # (!\br_latched[13][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\)))) # 
-- (!\br_latched[15][0]~q\ & ((\br_latched[13][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[13][0]~q\ & ((\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~35\ = CARRY((\br_latched[15][0]~q\ & (!\br_latched[13][0]~q\ & !\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[15][0]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\) # 
-- (!\br_latched[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][0]~q\,
	datab => \br_latched[13][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~35\);

-- Location: FF_X55_Y19_N25
\g_radix4_2:3:u_radix4_2|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~q\);

-- Location: LCCOMB_X54_Y23_N22
\g_radix4_2:3:u_radix4_2|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~34_combout\ = (\br_latched[14][0]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\)))) # (!\br_latched[14][0]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~35\ = CARRY((\br_latched[14][0]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\)) # (!\br_latched[14][0]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][0]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~35\);

-- Location: FF_X54_Y23_N23
\g_radix4_2:3:u_radix4_2|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~q\);

-- Location: LCCOMB_X54_Y19_N20
\yr_sync[3][-1]~214\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][-1]~214_combout\ = ((\g_radix4_2:3:u_radix4_2|b2r_latched[-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b0r_latched[-1]~q\ $ (!\yr_sync[3][-2]~213\)))) # (GND)
-- \yr_sync[3][-1]~215\ = CARRY((\g_radix4_2:3:u_radix4_2|b2r_latched[-1]~q\ & ((\g_radix4_2:3:u_radix4_2|b0r_latched[-1]~q\) # (!\yr_sync[3][-2]~213\))) # (!\g_radix4_2:3:u_radix4_2|b2r_latched[-1]~q\ & (\g_radix4_2:3:u_radix4_2|b0r_latched[-1]~q\ & 
-- !\yr_sync[3][-2]~213\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[3][-2]~213\,
	combout => \yr_sync[3][-1]~214_combout\,
	cout => \yr_sync[3][-1]~215\);

-- Location: LCCOMB_X54_Y23_N24
\g_radix4_2:3:u_radix4_2|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0r_latched[0]~36_combout\ = \br_latched[14][0]~q\ $ (\g_radix4_2:3:u_radix4_2|b0r_latched[-1]~35\ $ (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[14][0]~q\,
	datad => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	cin => \g_radix4_2:3:u_radix4_2|b0r_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b0r_latched[0]~36_combout\);

-- Location: FF_X54_Y23_N25
\g_radix4_2:3:u_radix4_2|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0r_latched\(0));

-- Location: LCCOMB_X55_Y19_N26
\g_radix4_2:3:u_radix4_2|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2r_latched[0]~36_combout\ = \br_latched[15][0]~q\ $ (\g_radix4_2:3:u_radix4_2|b2r_latched[-1]~35\ $ (!\br_latched[13][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[15][0]~q\,
	datad => \br_latched[13][0]~q\,
	cin => \g_radix4_2:3:u_radix4_2|b2r_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b2r_latched[0]~36_combout\);

-- Location: FF_X55_Y19_N27
\g_radix4_2:3:u_radix4_2|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2r_latched\(0));

-- Location: LCCOMB_X54_Y19_N22
\yr_sync[3][0]~216\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[3][0]~216_combout\ = \g_radix4_2:3:u_radix4_2|b0r_latched\(0) $ (\yr_sync[3][-1]~215\ $ (\g_radix4_2:3:u_radix4_2|b2r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0r_latched\(0),
	datad => \g_radix4_2:3:u_radix4_2|b2r_latched\(0),
	cin => \yr_sync[3][-1]~215\,
	combout => \yr_sync[3][0]~216_combout\);

-- Location: DSPMULT_X48_Y19_N0
\Mult6|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y19_N2
\Mult6|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X54_Y22_N6
\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\ = CARRY((\bi_latched[15][-11]~q\ & \bi_latched[13][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-11]~q\,
	datab => \bi_latched[13][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\);

-- Location: LCCOMB_X54_Y22_N8
\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~14_combout\ = (\bi_latched[15][-10]~q\ & ((\bi_latched[13][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\ & VCC)) # (!\bi_latched[13][-10]~q\ & 
-- (!\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\)))) # (!\bi_latched[15][-10]~q\ & ((\bi_latched[13][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\)) # (!\bi_latched[13][-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\) # 
-- (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\ = CARRY((\bi_latched[15][-10]~q\ & (!\bi_latched[13][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\)) # (!\bi_latched[15][-10]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\) # 
-- (!\bi_latched[13][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-10]~q\,
	datab => \bi_latched[13][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\);

-- Location: FF_X54_Y22_N9
\g_radix4_2:3:u_radix4_2|b2i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~q\);

-- Location: LCCOMB_X56_Y22_N6
\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a21\ & \bi_latched[14][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a21\,
	datab => \bi_latched[14][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\);

-- Location: LCCOMB_X56_Y22_N8
\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~14_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & ((\bi_latched[14][-10]~q\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\ & VCC)) # 
-- (!\bi_latched[14][-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & ((\bi_latched[14][-10]~q\ & 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\)) # (!\bi_latched[14][-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & (!\bi_latched[14][-10]~q\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\ & ((!\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\) # (!\bi_latched[14][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a20\,
	datab => \bi_latched[14][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~13_cout\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~14_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\);

-- Location: FF_X56_Y22_N9
\g_radix4_2:3:u_radix4_2|b0i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~q\);

-- Location: LCCOMB_X55_Y22_N8
\yi_sync[3][-11]~177\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-11]~177_combout\ = (\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~q\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~q\ & VCC))
-- \yi_sync[3][-11]~178\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~q\ & \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[3][-11]~177_combout\,
	cout => \yi_sync[3][-11]~178\);

-- Location: LCCOMB_X54_Y22_N10
\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~16_combout\ = ((\bi_latched[13][-9]~q\ $ (\bi_latched[15][-9]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\ = CARRY((\bi_latched[13][-9]~q\ & ((\bi_latched[15][-9]~q\) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\))) # (!\bi_latched[13][-9]~q\ & (\bi_latched[15][-9]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-9]~q\,
	datab => \bi_latched[15][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\);

-- Location: FF_X54_Y22_N11
\g_radix4_2:3:u_radix4_2|b2i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\);

-- Location: LCCOMB_X56_Y22_N10
\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~16_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ $ (\bi_latched[14][-9]~q\ $ (!\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & ((\bi_latched[14][-9]~q\) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\ & (\bi_latched[14][-9]~q\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a19\,
	datab => \bi_latched[14][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-11]~15\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~16_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\);

-- Location: FF_X56_Y22_N11
\g_radix4_2:3:u_radix4_2|b0i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\);

-- Location: LCCOMB_X55_Y22_N10
\yi_sync[3][-10]~179\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-10]~179_combout\ = (\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\ & (\yi_sync[3][-11]~178\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\ & (!\yi_sync[3][-11]~178\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\ & (!\yi_sync[3][-11]~178\)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\ & ((\yi_sync[3][-11]~178\) # (GND)))))
-- \yi_sync[3][-10]~180\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\ & !\yi_sync[3][-11]~178\)) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\ & ((!\yi_sync[3][-11]~178\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~q\,
	datad => VCC,
	cin => \yi_sync[3][-11]~178\,
	combout => \yi_sync[3][-10]~179_combout\,
	cout => \yi_sync[3][-10]~180\);

-- Location: LCCOMB_X54_Y22_N12
\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~18_combout\ = (\bi_latched[13][-8]~q\ & ((\bi_latched[15][-8]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\ & VCC)) # (!\bi_latched[15][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\)))) # 
-- (!\bi_latched[13][-8]~q\ & ((\bi_latched[15][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\)) # (!\bi_latched[15][-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\ = CARRY((\bi_latched[13][-8]~q\ & (!\bi_latched[15][-8]~q\ & !\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\)) # (!\bi_latched[13][-8]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\) # 
-- (!\bi_latched[15][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-8]~q\,
	datab => \bi_latched[15][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\);

-- Location: FF_X54_Y22_N13
\g_radix4_2:3:u_radix4_2|b2i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~q\);

-- Location: LCCOMB_X56_Y22_N12
\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~18_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\bi_latched[14][-8]~q\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\ & VCC)) # 
-- (!\bi_latched[14][-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((\bi_latched[14][-8]~q\ & 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\)) # (!\bi_latched[14][-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & (!\bi_latched[14][-8]~q\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\ & ((!\g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\) # (!\bi_latched[14][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a18\,
	datab => \bi_latched[14][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-10]~17\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~18_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\);

-- Location: FF_X56_Y22_N13
\g_radix4_2:3:u_radix4_2|b0i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~q\);

-- Location: LCCOMB_X55_Y22_N12
\yi_sync[3][-9]~181\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-9]~181_combout\ = ((\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~q\ $ (\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~q\ $ (!\yi_sync[3][-10]~180\)))) # (GND)
-- \yi_sync[3][-9]~182\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~q\) # (!\yi_sync[3][-10]~180\))) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~q\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~q\ & 
-- !\yi_sync[3][-10]~180\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[3][-10]~180\,
	combout => \yi_sync[3][-9]~181_combout\,
	cout => \yi_sync[3][-9]~182\);

-- Location: LCCOMB_X54_Y22_N14
\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~20_combout\ = ((\bi_latched[13][-7]~q\ $ (\bi_latched[15][-7]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\ = CARRY((\bi_latched[13][-7]~q\ & ((\bi_latched[15][-7]~q\) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\))) # (!\bi_latched[13][-7]~q\ & (\bi_latched[15][-7]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-7]~q\,
	datab => \bi_latched[15][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\);

-- Location: FF_X54_Y22_N15
\g_radix4_2:3:u_radix4_2|b2i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\);

-- Location: LCCOMB_X56_Y22_N14
\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~20_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ $ (\bi_latched[14][-7]~q\ $ (!\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & ((\bi_latched[14][-7]~q\) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\ & (\bi_latched[14][-7]~q\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a17\,
	datab => \bi_latched[14][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-9]~19\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~20_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\);

-- Location: FF_X56_Y22_N15
\g_radix4_2:3:u_radix4_2|b0i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\);

-- Location: LCCOMB_X55_Y22_N14
\yi_sync[3][-8]~183\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-8]~183_combout\ = (\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\ & (\yi_sync[3][-9]~182\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\ & (!\yi_sync[3][-9]~182\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\ & (!\yi_sync[3][-9]~182\)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\ & ((\yi_sync[3][-9]~182\) # (GND)))))
-- \yi_sync[3][-8]~184\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\ & !\yi_sync[3][-9]~182\)) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\ & ((!\yi_sync[3][-9]~182\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[3][-9]~182\,
	combout => \yi_sync[3][-8]~183_combout\,
	cout => \yi_sync[3][-8]~184\);

-- Location: LCCOMB_X54_Y22_N16
\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~22_combout\ = (\bi_latched[13][-6]~q\ & ((\bi_latched[15][-6]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\ & VCC)) # (!\bi_latched[15][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\)))) # 
-- (!\bi_latched[13][-6]~q\ & ((\bi_latched[15][-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\)) # (!\bi_latched[15][-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\ = CARRY((\bi_latched[13][-6]~q\ & (!\bi_latched[15][-6]~q\ & !\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\)) # (!\bi_latched[13][-6]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\) # 
-- (!\bi_latched[15][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-6]~q\,
	datab => \bi_latched[15][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\);

-- Location: FF_X54_Y22_N17
\g_radix4_2:3:u_radix4_2|b2i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~q\);

-- Location: LCCOMB_X56_Y22_N16
\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~22_combout\ = (\bi_latched[14][-6]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\)))) # (!\bi_latched[14][-6]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\ = CARRY((\bi_latched[14][-6]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\)) # (!\bi_latched[14][-6]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-6]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a16\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-8]~21\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~22_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\);

-- Location: FF_X56_Y22_N17
\g_radix4_2:3:u_radix4_2|b0i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~q\);

-- Location: LCCOMB_X55_Y22_N16
\yi_sync[3][-7]~185\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-7]~185_combout\ = ((\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~q\ $ (\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~q\ $ (!\yi_sync[3][-8]~184\)))) # (GND)
-- \yi_sync[3][-7]~186\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~q\) # (!\yi_sync[3][-8]~184\))) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~q\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~q\ & 
-- !\yi_sync[3][-8]~184\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[3][-8]~184\,
	combout => \yi_sync[3][-7]~185_combout\,
	cout => \yi_sync[3][-7]~186\);

-- Location: LCCOMB_X54_Y22_N18
\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~24_combout\ = ((\bi_latched[15][-5]~q\ $ (\bi_latched[13][-5]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\ = CARRY((\bi_latched[15][-5]~q\ & ((\bi_latched[13][-5]~q\) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\))) # (!\bi_latched[15][-5]~q\ & (\bi_latched[13][-5]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-5]~q\,
	datab => \bi_latched[13][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\);

-- Location: FF_X54_Y22_N19
\g_radix4_2:3:u_radix4_2|b2i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\);

-- Location: LCCOMB_X56_Y22_N18
\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~24_combout\ = ((\bi_latched[14][-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ $ (!\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\ = CARRY((\bi_latched[14][-5]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\))) # (!\bi_latched[14][-5]~q\ 
-- & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a15\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-7]~23\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~24_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\);

-- Location: FF_X56_Y22_N19
\g_radix4_2:3:u_radix4_2|b0i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\);

-- Location: LCCOMB_X55_Y22_N18
\yi_sync[3][-6]~187\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-6]~187_combout\ = (\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\ & (\yi_sync[3][-7]~186\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\ & (!\yi_sync[3][-7]~186\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\ & (!\yi_sync[3][-7]~186\)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\ & ((\yi_sync[3][-7]~186\) # (GND)))))
-- \yi_sync[3][-6]~188\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\ & !\yi_sync[3][-7]~186\)) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\ & ((!\yi_sync[3][-7]~186\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[3][-7]~186\,
	combout => \yi_sync[3][-6]~187_combout\,
	cout => \yi_sync[3][-6]~188\);

-- Location: LCCOMB_X56_Y22_N20
\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~26_combout\ = (\bi_latched[14][-4]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\)))) # (!\bi_latched[14][-4]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\ = CARRY((\bi_latched[14][-4]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\)) # (!\bi_latched[14][-4]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-4]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a14\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\);

-- Location: FF_X56_Y22_N21
\g_radix4_2:3:u_radix4_2|b0i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~q\);

-- Location: LCCOMB_X54_Y22_N20
\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~26_combout\ = (\bi_latched[15][-4]~q\ & ((\bi_latched[13][-4]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\ & VCC)) # (!\bi_latched[13][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\)))) # 
-- (!\bi_latched[15][-4]~q\ & ((\bi_latched[13][-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\)) # (!\bi_latched[13][-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\ = CARRY((\bi_latched[15][-4]~q\ & (!\bi_latched[13][-4]~q\ & !\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\)) # (!\bi_latched[15][-4]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\) # 
-- (!\bi_latched[13][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-4]~q\,
	datab => \bi_latched[13][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-6]~25\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~26_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\);

-- Location: FF_X54_Y22_N21
\g_radix4_2:3:u_radix4_2|b2i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~q\);

-- Location: LCCOMB_X55_Y22_N20
\yi_sync[3][-5]~189\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-5]~189_combout\ = ((\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~q\ $ (\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~q\ $ (!\yi_sync[3][-6]~188\)))) # (GND)
-- \yi_sync[3][-5]~190\ = CARRY((\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~q\) # (!\yi_sync[3][-6]~188\))) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~q\ & 
-- !\yi_sync[3][-6]~188\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[3][-6]~188\,
	combout => \yi_sync[3][-5]~189_combout\,
	cout => \yi_sync[3][-5]~190\);

-- Location: LCCOMB_X54_Y22_N22
\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~28_combout\ = ((\bi_latched[13][-3]~q\ $ (\bi_latched[15][-3]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\ = CARRY((\bi_latched[13][-3]~q\ & ((\bi_latched[15][-3]~q\) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\))) # (!\bi_latched[13][-3]~q\ & (\bi_latched[15][-3]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-3]~q\,
	datab => \bi_latched[15][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\);

-- Location: FF_X54_Y22_N23
\g_radix4_2:3:u_radix4_2|b2i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\);

-- Location: LCCOMB_X56_Y22_N22
\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~28_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ $ (\bi_latched[14][-3]~q\ $ (!\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & ((\bi_latched[14][-3]~q\) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\ & (\bi_latched[14][-3]~q\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a13\,
	datab => \bi_latched[14][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-5]~27\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~28_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\);

-- Location: FF_X56_Y22_N23
\g_radix4_2:3:u_radix4_2|b0i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\);

-- Location: LCCOMB_X55_Y22_N22
\yi_sync[3][-4]~191\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-4]~191_combout\ = (\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\ & (\yi_sync[3][-5]~190\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\ & (!\yi_sync[3][-5]~190\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\ & (!\yi_sync[3][-5]~190\)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\ & ((\yi_sync[3][-5]~190\) # (GND)))))
-- \yi_sync[3][-4]~192\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\ & !\yi_sync[3][-5]~190\)) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\ & ((!\yi_sync[3][-5]~190\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[3][-5]~190\,
	combout => \yi_sync[3][-4]~191_combout\,
	cout => \yi_sync[3][-4]~192\);

-- Location: LCCOMB_X56_Y22_N24
\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~30_combout\ = (\bi_latched[14][-2]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\)))) # (!\bi_latched[14][-2]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\ = CARRY((\bi_latched[14][-2]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\)) # (!\bi_latched[14][-2]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-2]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a12\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\);

-- Location: FF_X56_Y22_N25
\g_radix4_2:3:u_radix4_2|b0i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~q\);

-- Location: LCCOMB_X54_Y22_N24
\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~30_combout\ = (\bi_latched[13][-2]~q\ & ((\bi_latched[15][-2]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\ & VCC)) # (!\bi_latched[15][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\)))) # 
-- (!\bi_latched[13][-2]~q\ & ((\bi_latched[15][-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\)) # (!\bi_latched[15][-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\ = CARRY((\bi_latched[13][-2]~q\ & (!\bi_latched[15][-2]~q\ & !\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\)) # (!\bi_latched[13][-2]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\) # 
-- (!\bi_latched[15][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][-2]~q\,
	datab => \bi_latched[15][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-4]~29\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~30_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\);

-- Location: FF_X54_Y22_N25
\g_radix4_2:3:u_radix4_2|b2i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~q\);

-- Location: LCCOMB_X55_Y22_N24
\yi_sync[3][-3]~193\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-3]~193_combout\ = ((\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~q\ $ (\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~q\ $ (!\yi_sync[3][-4]~192\)))) # (GND)
-- \yi_sync[3][-3]~194\ = CARRY((\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~q\) # (!\yi_sync[3][-4]~192\))) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~q\ & 
-- !\yi_sync[3][-4]~192\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[3][-4]~192\,
	combout => \yi_sync[3][-3]~193_combout\,
	cout => \yi_sync[3][-3]~194\);

-- Location: LCCOMB_X54_Y22_N26
\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~32_combout\ = ((\bi_latched[15][-1]~q\ $ (\bi_latched[13][-1]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\ = CARRY((\bi_latched[15][-1]~q\ & ((\bi_latched[13][-1]~q\) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\))) # (!\bi_latched[15][-1]~q\ & (\bi_latched[13][-1]~q\ & 
-- !\g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[15][-1]~q\,
	datab => \bi_latched[13][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\);

-- Location: FF_X54_Y22_N27
\g_radix4_2:3:u_radix4_2|b2i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\);

-- Location: LCCOMB_X56_Y22_N26
\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~32_combout\ = ((\bi_latched[14][-1]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ $ (!\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\ = CARRY((\bi_latched[14][-1]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\))) # (!\bi_latched[14][-1]~q\ 
-- & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][-1]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-3]~31\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~32_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\);

-- Location: FF_X56_Y22_N27
\g_radix4_2:3:u_radix4_2|b0i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\);

-- Location: LCCOMB_X55_Y22_N26
\yi_sync[3][-2]~195\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-2]~195_combout\ = (\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\ & (\yi_sync[3][-3]~194\ & VCC)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\ & (!\yi_sync[3][-3]~194\)))) # 
-- (!\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\ & ((\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\ & (!\yi_sync[3][-3]~194\)) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\ & ((\yi_sync[3][-3]~194\) # (GND)))))
-- \yi_sync[3][-2]~196\ = CARRY((\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\ & !\yi_sync[3][-3]~194\)) # (!\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\ & ((!\yi_sync[3][-3]~194\) # 
-- (!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[3][-3]~194\,
	combout => \yi_sync[3][-2]~195_combout\,
	cout => \yi_sync[3][-2]~196\);

-- Location: LCCOMB_X56_Y22_N28
\g_radix4_2:3:u_radix4_2|b0i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~34_combout\ = (\bi_latched[14][0]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\)))) # (!\bi_latched[14][0]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & (!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & 
-- ((\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~35\ = CARRY((\bi_latched[14][0]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ & !\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\)) # (!\bi_latched[14][0]~q\ & 
-- ((!\g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][0]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~35\);

-- Location: FF_X56_Y22_N29
\g_radix4_2:3:u_radix4_2|b0i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~q\);

-- Location: LCCOMB_X54_Y22_N28
\g_radix4_2:3:u_radix4_2|b2i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~34_combout\ = (\bi_latched[13][0]~q\ & ((\bi_latched[15][0]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\ & VCC)) # (!\bi_latched[15][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\)))) # 
-- (!\bi_latched[13][0]~q\ & ((\bi_latched[15][0]~q\ & (!\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\)) # (!\bi_latched[15][0]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~35\ = CARRY((\bi_latched[13][0]~q\ & (!\bi_latched[15][0]~q\ & !\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\)) # (!\bi_latched[13][0]~q\ & ((!\g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\) # 
-- (!\bi_latched[15][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][0]~q\,
	datab => \bi_latched[15][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-2]~33\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~34_combout\,
	cout => \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~35\);

-- Location: FF_X54_Y22_N29
\g_radix4_2:3:u_radix4_2|b2i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~q\);

-- Location: LCCOMB_X55_Y22_N28
\yi_sync[3][-1]~197\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][-1]~197_combout\ = ((\g_radix4_2:3:u_radix4_2|b0i_latched[-1]~q\ $ (\g_radix4_2:3:u_radix4_2|b2i_latched[-1]~q\ $ (!\yi_sync[3][-2]~196\)))) # (GND)
-- \yi_sync[3][-1]~198\ = CARRY((\g_radix4_2:3:u_radix4_2|b0i_latched[-1]~q\ & ((\g_radix4_2:3:u_radix4_2|b2i_latched[-1]~q\) # (!\yi_sync[3][-2]~196\))) # (!\g_radix4_2:3:u_radix4_2|b0i_latched[-1]~q\ & (\g_radix4_2:3:u_radix4_2|b2i_latched[-1]~q\ & 
-- !\yi_sync[3][-2]~196\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~q\,
	datab => \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[3][-2]~196\,
	combout => \yi_sync[3][-1]~197_combout\,
	cout => \yi_sync[3][-1]~198\);

-- Location: LCCOMB_X56_Y22_N30
\g_radix4_2:3:u_radix4_2|b0i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b0i_latched[0]~36_combout\ = \bi_latched[14][0]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\ $ (!\g_radix4_2:3:u_radix4_2|b0i_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[14][0]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a11\,
	cin => \g_radix4_2:3:u_radix4_2|b0i_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b0i_latched[0]~36_combout\);

-- Location: FF_X56_Y22_N31
\g_radix4_2:3:u_radix4_2|b0i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b0i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b0i_latched\(0));

-- Location: LCCOMB_X54_Y22_N30
\g_radix4_2:3:u_radix4_2|b2i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:3:u_radix4_2|b2i_latched[0]~36_combout\ = \bi_latched[13][0]~q\ $ (\bi_latched[15][0]~q\ $ (!\g_radix4_2:3:u_radix4_2|b2i_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[13][0]~q\,
	datab => \bi_latched[15][0]~q\,
	cin => \g_radix4_2:3:u_radix4_2|b2i_latched[-1]~35\,
	combout => \g_radix4_2:3:u_radix4_2|b2i_latched[0]~36_combout\);

-- Location: FF_X54_Y22_N31
\g_radix4_2:3:u_radix4_2|b2i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:3:u_radix4_2|b2i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:3:u_radix4_2|b2i_latched\(0));

-- Location: LCCOMB_X55_Y22_N30
\yi_sync[3][0]~199\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[3][0]~199_combout\ = \g_radix4_2:3:u_radix4_2|b0i_latched\(0) $ (\yi_sync[3][-1]~198\ $ (\g_radix4_2:3:u_radix4_2|b2i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:3:u_radix4_2|b0i_latched\(0),
	datad => \g_radix4_2:3:u_radix4_2|b2i_latched\(0),
	cin => \yi_sync[3][-1]~198\,
	combout => \yi_sync[3][0]~199_combout\);

-- Location: DSPMULT_X48_Y21_N0
\Mult7|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y21_N2
\Mult7|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y19_N6
\Add3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = (\yr_sqr[3][-11]\ & (\yi_sqr[3][-11]\ $ (VCC))) # (!\yr_sqr[3][-11]\ & (\yi_sqr[3][-11]\ & VCC))
-- \Add3~1\ = CARRY((\yr_sqr[3][-11]\ & \yi_sqr[3][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][-11]\,
	datab => \yi_sqr[3][-11]\,
	datad => VCC,
	combout => \Add3~0_combout\,
	cout => \Add3~1\);

-- Location: LCCOMB_X49_Y19_N8
\Add3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = (\yi_sqr[3][-10]\ & ((\yr_sqr[3][-10]\ & (\Add3~1\ & VCC)) # (!\yr_sqr[3][-10]\ & (!\Add3~1\)))) # (!\yi_sqr[3][-10]\ & ((\yr_sqr[3][-10]\ & (!\Add3~1\)) # (!\yr_sqr[3][-10]\ & ((\Add3~1\) # (GND)))))
-- \Add3~3\ = CARRY((\yi_sqr[3][-10]\ & (!\yr_sqr[3][-10]\ & !\Add3~1\)) # (!\yi_sqr[3][-10]\ & ((!\Add3~1\) # (!\yr_sqr[3][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[3][-10]\,
	datab => \yr_sqr[3][-10]\,
	datad => VCC,
	cin => \Add3~1\,
	combout => \Add3~2_combout\,
	cout => \Add3~3\);

-- Location: LCCOMB_X49_Y19_N10
\Add3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = ((\yr_sqr[3][-9]\ $ (\yi_sqr[3][-9]\ $ (!\Add3~3\)))) # (GND)
-- \Add3~5\ = CARRY((\yr_sqr[3][-9]\ & ((\yi_sqr[3][-9]\) # (!\Add3~3\))) # (!\yr_sqr[3][-9]\ & (\yi_sqr[3][-9]\ & !\Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][-9]\,
	datab => \yi_sqr[3][-9]\,
	datad => VCC,
	cin => \Add3~3\,
	combout => \Add3~4_combout\,
	cout => \Add3~5\);

-- Location: LCCOMB_X49_Y19_N12
\Add3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (\yr_sqr[3][-8]\ & ((\yi_sqr[3][-8]\ & (\Add3~5\ & VCC)) # (!\yi_sqr[3][-8]\ & (!\Add3~5\)))) # (!\yr_sqr[3][-8]\ & ((\yi_sqr[3][-8]\ & (!\Add3~5\)) # (!\yi_sqr[3][-8]\ & ((\Add3~5\) # (GND)))))
-- \Add3~7\ = CARRY((\yr_sqr[3][-8]\ & (!\yi_sqr[3][-8]\ & !\Add3~5\)) # (!\yr_sqr[3][-8]\ & ((!\Add3~5\) # (!\yi_sqr[3][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][-8]\,
	datab => \yi_sqr[3][-8]\,
	datad => VCC,
	cin => \Add3~5\,
	combout => \Add3~6_combout\,
	cout => \Add3~7\);

-- Location: LCCOMB_X49_Y19_N14
\Add3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~8_combout\ = ((\yi_sqr[3][-7]\ $ (\yr_sqr[3][-7]\ $ (!\Add3~7\)))) # (GND)
-- \Add3~9\ = CARRY((\yi_sqr[3][-7]\ & ((\yr_sqr[3][-7]\) # (!\Add3~7\))) # (!\yi_sqr[3][-7]\ & (\yr_sqr[3][-7]\ & !\Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[3][-7]\,
	datab => \yr_sqr[3][-7]\,
	datad => VCC,
	cin => \Add3~7\,
	combout => \Add3~8_combout\,
	cout => \Add3~9\);

-- Location: LCCOMB_X49_Y19_N16
\Add3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = (\yr_sqr[3][-6]\ & ((\yi_sqr[3][-6]\ & (\Add3~9\ & VCC)) # (!\yi_sqr[3][-6]\ & (!\Add3~9\)))) # (!\yr_sqr[3][-6]\ & ((\yi_sqr[3][-6]\ & (!\Add3~9\)) # (!\yi_sqr[3][-6]\ & ((\Add3~9\) # (GND)))))
-- \Add3~11\ = CARRY((\yr_sqr[3][-6]\ & (!\yi_sqr[3][-6]\ & !\Add3~9\)) # (!\yr_sqr[3][-6]\ & ((!\Add3~9\) # (!\yi_sqr[3][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][-6]\,
	datab => \yi_sqr[3][-6]\,
	datad => VCC,
	cin => \Add3~9\,
	combout => \Add3~10_combout\,
	cout => \Add3~11\);

-- Location: LCCOMB_X49_Y19_N18
\Add3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~12_combout\ = ((\yi_sqr[3][-5]\ $ (\yr_sqr[3][-5]\ $ (!\Add3~11\)))) # (GND)
-- \Add3~13\ = CARRY((\yi_sqr[3][-5]\ & ((\yr_sqr[3][-5]\) # (!\Add3~11\))) # (!\yi_sqr[3][-5]\ & (\yr_sqr[3][-5]\ & !\Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[3][-5]\,
	datab => \yr_sqr[3][-5]\,
	datad => VCC,
	cin => \Add3~11\,
	combout => \Add3~12_combout\,
	cout => \Add3~13\);

-- Location: LCCOMB_X49_Y19_N20
\Add3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~14_combout\ = (\yi_sqr[3][-4]\ & ((\yr_sqr[3][-4]\ & (\Add3~13\ & VCC)) # (!\yr_sqr[3][-4]\ & (!\Add3~13\)))) # (!\yi_sqr[3][-4]\ & ((\yr_sqr[3][-4]\ & (!\Add3~13\)) # (!\yr_sqr[3][-4]\ & ((\Add3~13\) # (GND)))))
-- \Add3~15\ = CARRY((\yi_sqr[3][-4]\ & (!\yr_sqr[3][-4]\ & !\Add3~13\)) # (!\yi_sqr[3][-4]\ & ((!\Add3~13\) # (!\yr_sqr[3][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[3][-4]\,
	datab => \yr_sqr[3][-4]\,
	datad => VCC,
	cin => \Add3~13\,
	combout => \Add3~14_combout\,
	cout => \Add3~15\);

-- Location: LCCOMB_X49_Y19_N22
\Add3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~16_combout\ = ((\yr_sqr[3][-3]\ $ (\yi_sqr[3][-3]\ $ (!\Add3~15\)))) # (GND)
-- \Add3~17\ = CARRY((\yr_sqr[3][-3]\ & ((\yi_sqr[3][-3]\) # (!\Add3~15\))) # (!\yr_sqr[3][-3]\ & (\yi_sqr[3][-3]\ & !\Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][-3]\,
	datab => \yi_sqr[3][-3]\,
	datad => VCC,
	cin => \Add3~15\,
	combout => \Add3~16_combout\,
	cout => \Add3~17\);

-- Location: LCCOMB_X49_Y19_N24
\Add3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~18_combout\ = (\yr_sqr[3][-2]\ & ((\yi_sqr[3][-2]\ & (\Add3~17\ & VCC)) # (!\yi_sqr[3][-2]\ & (!\Add3~17\)))) # (!\yr_sqr[3][-2]\ & ((\yi_sqr[3][-2]\ & (!\Add3~17\)) # (!\yi_sqr[3][-2]\ & ((\Add3~17\) # (GND)))))
-- \Add3~19\ = CARRY((\yr_sqr[3][-2]\ & (!\yi_sqr[3][-2]\ & !\Add3~17\)) # (!\yr_sqr[3][-2]\ & ((!\Add3~17\) # (!\yi_sqr[3][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][-2]\,
	datab => \yi_sqr[3][-2]\,
	datad => VCC,
	cin => \Add3~17\,
	combout => \Add3~18_combout\,
	cout => \Add3~19\);

-- Location: LCCOMB_X49_Y19_N26
\Add3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~20_combout\ = ((\yi_sqr[3][-1]\ $ (\yr_sqr[3][-1]\ $ (!\Add3~19\)))) # (GND)
-- \Add3~21\ = CARRY((\yi_sqr[3][-1]\ & ((\yr_sqr[3][-1]\) # (!\Add3~19\))) # (!\yi_sqr[3][-1]\ & (\yr_sqr[3][-1]\ & !\Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[3][-1]\,
	datab => \yr_sqr[3][-1]\,
	datad => VCC,
	cin => \Add3~19\,
	combout => \Add3~20_combout\,
	cout => \Add3~21\);

-- Location: LCCOMB_X49_Y19_N28
\Add3~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~22_combout\ = (\yr_sqr[3][0]\ & ((\yi_sqr[3][0]\ & (\Add3~21\ & VCC)) # (!\yi_sqr[3][0]\ & (!\Add3~21\)))) # (!\yr_sqr[3][0]\ & ((\yi_sqr[3][0]\ & (!\Add3~21\)) # (!\yi_sqr[3][0]\ & ((\Add3~21\) # (GND)))))
-- \Add3~23\ = CARRY((\yr_sqr[3][0]\ & (!\yi_sqr[3][0]\ & !\Add3~21\)) # (!\yr_sqr[3][0]\ & ((!\Add3~21\) # (!\yi_sqr[3][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[3][0]\,
	datab => \yi_sqr[3][0]\,
	datad => VCC,
	cin => \Add3~21\,
	combout => \Add3~22_combout\,
	cout => \Add3~23\);

-- Location: LCCOMB_X49_Y19_N30
\Add3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add3~24_combout\ = \yi_sqr[3][0]\ $ (\Add3~23\ $ (\yr_sqr[3][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \yi_sqr[3][0]\,
	datad => \yr_sqr[3][0]\,
	cin => \Add3~23\,
	combout => \Add3~24_combout\);

-- Location: LCCOMB_X49_Y19_N4
\result~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~44_combout\ = (\Add3~0_combout\ & ((\Add3~24_combout\) # (\Add3~22_combout\))) # (!\Add3~0_combout\ & (\Add3~24_combout\ & \Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~0_combout\,
	datac => \Add3~24_combout\,
	datad => \Add3~22_combout\,
	combout => \result~44_combout\);

-- Location: FF_X49_Y19_N5
\z[3][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-11]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N12
\result~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~45_combout\ = (\Add3~2_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~2_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~2_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~45_combout\);

-- Location: FF_X49_Y15_N13
\z[3][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-10]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N14
\result~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~46_combout\ = (\Add3~4_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~4_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add3~4_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~46_combout\);

-- Location: FF_X49_Y15_N15
\z[3][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-9]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N20
\result~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~47_combout\ = (\Add3~6_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~6_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add3~6_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~47_combout\);

-- Location: FF_X49_Y15_N21
\z[3][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-8]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N30
\result~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~48_combout\ = (\Add3~8_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~8_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add3~8_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~48_combout\);

-- Location: FF_X49_Y15_N31
\z[3][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-7]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N0
\result~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~49_combout\ = (\Add3~10_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~10_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add3~10_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~49_combout\);

-- Location: FF_X49_Y15_N1
\z[3][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-6]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N22
\result~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~50_combout\ = (\Add3~12_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~12_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add3~12_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~50_combout\);

-- Location: FF_X49_Y15_N23
\z[3][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-5]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N4
\result~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~51_combout\ = (\Add3~14_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~14_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~14_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~51_combout\);

-- Location: FF_X49_Y15_N5
\z[3][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-4]~reg0_q\);

-- Location: LCCOMB_X49_Y19_N2
\result~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~52_combout\ = (\Add3~16_combout\ & ((\Add3~24_combout\) # (\Add3~22_combout\))) # (!\Add3~16_combout\ & (\Add3~24_combout\ & \Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~16_combout\,
	datac => \Add3~24_combout\,
	datad => \Add3~22_combout\,
	combout => \result~52_combout\);

-- Location: FF_X49_Y19_N3
\z[3][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-3]~reg0_q\);

-- Location: LCCOMB_X49_Y19_N0
\result~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~53_combout\ = (\Add3~18_combout\ & ((\Add3~24_combout\) # (\Add3~22_combout\))) # (!\Add3~18_combout\ & (\Add3~24_combout\ & \Add3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add3~18_combout\,
	datac => \Add3~24_combout\,
	datad => \Add3~22_combout\,
	combout => \result~53_combout\);

-- Location: FF_X49_Y19_N1
\z[3][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-2]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N10
\result~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~54_combout\ = (\Add3~20_combout\ & ((\Add3~22_combout\) # (\Add3~24_combout\))) # (!\Add3~20_combout\ & (\Add3~22_combout\ & \Add3~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~20_combout\,
	datac => \Add3~22_combout\,
	datad => \Add3~24_combout\,
	combout => \result~54_combout\);

-- Location: FF_X49_Y15_N11
\z[3][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][-1]~reg0_q\);

-- Location: LCCOMB_X49_Y15_N8
\z[3][0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[3][0]~4_combout\ = !\Add3~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~24_combout\,
	combout => \z[3][0]~4_combout\);

-- Location: FF_X49_Y15_N9
\z[3][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[3][0]~reg0_q\);

-- Location: LCCOMB_X46_Y22_N0
\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\ = CARRY((\bi_latched[11][-11]~q\ & \bi_latched[9][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-11]~q\,
	datab => \bi_latched[9][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\);

-- Location: LCCOMB_X46_Y22_N2
\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~14_combout\ = (\bi_latched[11][-10]~q\ & ((\bi_latched[9][-10]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\ & VCC)) # (!\bi_latched[9][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\)))) 
-- # (!\bi_latched[11][-10]~q\ & ((\bi_latched[9][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\)) # (!\bi_latched[9][-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\ = CARRY((\bi_latched[11][-10]~q\ & (!\bi_latched[9][-10]~q\ & !\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\)) # (!\bi_latched[11][-10]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\) # 
-- (!\bi_latched[9][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-10]~q\,
	datab => \bi_latched[9][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~13_cout\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~14_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\);

-- Location: FF_X46_Y22_N3
\g_radix4_2:2:u_radix4_2|b2i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~q\);

-- Location: FF_X47_Y22_N3
\g_radix4_2:2:u_radix4_2|b0i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-11]~q\);

-- Location: LCCOMB_X47_Y22_N2
\yi_sync[2][-11]~201\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-11]~201_combout\ = (\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~q\ & (\g_radix4_2:2:u_radix4_2|b0i_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~q\ & (\g_radix4_2:2:u_radix4_2|b0i_latched[-11]~q\ & VCC))
-- \yi_sync[2][-11]~202\ = CARRY((\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~q\ & \g_radix4_2:2:u_radix4_2|b0i_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b0i_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[2][-11]~201_combout\,
	cout => \yi_sync[2][-11]~202\);

-- Location: FF_X47_Y22_N5
\g_radix4_2:2:u_radix4_2|b0i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\);

-- Location: LCCOMB_X46_Y22_N4
\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~16_combout\ = ((\bi_latched[9][-9]~q\ $ (\bi_latched[11][-9]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\ = CARRY((\bi_latched[9][-9]~q\ & ((\bi_latched[11][-9]~q\) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\))) # (!\bi_latched[9][-9]~q\ & (\bi_latched[11][-9]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-9]~q\,
	datab => \bi_latched[11][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-11]~15\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~16_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\);

-- Location: FF_X46_Y22_N5
\g_radix4_2:2:u_radix4_2|b2i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\);

-- Location: LCCOMB_X47_Y22_N4
\yi_sync[2][-10]~203\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-10]~203_combout\ = (\g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\ & (\yi_sync[2][-11]~202\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\ & (!\yi_sync[2][-11]~202\)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\ & (!\yi_sync[2][-11]~202\)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\ & ((\yi_sync[2][-11]~202\) # (GND)))))
-- \yi_sync[2][-10]~204\ = CARRY((\g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\ & !\yi_sync[2][-11]~202\)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\ & ((!\yi_sync[2][-11]~202\) # 
-- (!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b0i_latched[-10]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~q\,
	datad => VCC,
	cin => \yi_sync[2][-11]~202\,
	combout => \yi_sync[2][-10]~203_combout\,
	cout => \yi_sync[2][-10]~204\);

-- Location: FF_X47_Y22_N7
\g_radix4_2:2:u_radix4_2|b0i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-9]~q\);

-- Location: LCCOMB_X46_Y22_N6
\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~18_combout\ = (\bi_latched[9][-8]~q\ & ((\bi_latched[11][-8]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\ & VCC)) # (!\bi_latched[11][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\)))) # 
-- (!\bi_latched[9][-8]~q\ & ((\bi_latched[11][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\)) # (!\bi_latched[11][-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\ = CARRY((\bi_latched[9][-8]~q\ & (!\bi_latched[11][-8]~q\ & !\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\)) # (!\bi_latched[9][-8]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\) # 
-- (!\bi_latched[11][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-8]~q\,
	datab => \bi_latched[11][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-10]~17\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~18_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\);

-- Location: FF_X46_Y22_N7
\g_radix4_2:2:u_radix4_2|b2i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~q\);

-- Location: LCCOMB_X47_Y22_N6
\yi_sync[2][-9]~205\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-9]~205_combout\ = ((\g_radix4_2:2:u_radix4_2|b0i_latched[-9]~q\ $ (\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~q\ $ (!\yi_sync[2][-10]~204\)))) # (GND)
-- \yi_sync[2][-9]~206\ = CARRY((\g_radix4_2:2:u_radix4_2|b0i_latched[-9]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~q\) # (!\yi_sync[2][-10]~204\))) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-9]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~q\ & 
-- !\yi_sync[2][-10]~204\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b0i_latched[-9]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[2][-10]~204\,
	combout => \yi_sync[2][-9]~205_combout\,
	cout => \yi_sync[2][-9]~206\);

-- Location: LCCOMB_X46_Y22_N8
\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~20_combout\ = ((\bi_latched[9][-7]~q\ $ (\bi_latched[11][-7]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\ = CARRY((\bi_latched[9][-7]~q\ & ((\bi_latched[11][-7]~q\) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\))) # (!\bi_latched[9][-7]~q\ & (\bi_latched[11][-7]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-7]~q\,
	datab => \bi_latched[11][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-9]~19\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~20_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\);

-- Location: FF_X46_Y22_N9
\g_radix4_2:2:u_radix4_2|b2i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\);

-- Location: FF_X47_Y22_N9
\g_radix4_2:2:u_radix4_2|b0i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\);

-- Location: LCCOMB_X47_Y22_N8
\yi_sync[2][-8]~207\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-8]~207_combout\ = (\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\ & (\yi_sync[2][-9]~206\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\ & (!\yi_sync[2][-9]~206\)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\ & (!\yi_sync[2][-9]~206\)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\ & ((\yi_sync[2][-9]~206\) # (GND)))))
-- \yi_sync[2][-8]~208\ = CARRY((\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\ & !\yi_sync[2][-9]~206\)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\ & ((!\yi_sync[2][-9]~206\) # 
-- (!\g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b0i_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[2][-9]~206\,
	combout => \yi_sync[2][-8]~207_combout\,
	cout => \yi_sync[2][-8]~208\);

-- Location: LCCOMB_X46_Y22_N10
\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~22_combout\ = (\bi_latched[11][-6]~q\ & ((\bi_latched[9][-6]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\ & VCC)) # (!\bi_latched[9][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\)))) # 
-- (!\bi_latched[11][-6]~q\ & ((\bi_latched[9][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\)) # (!\bi_latched[9][-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\ = CARRY((\bi_latched[11][-6]~q\ & (!\bi_latched[9][-6]~q\ & !\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\)) # (!\bi_latched[11][-6]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\) # 
-- (!\bi_latched[9][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-6]~q\,
	datab => \bi_latched[9][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-8]~21\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~22_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\);

-- Location: FF_X46_Y22_N11
\g_radix4_2:2:u_radix4_2|b2i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~q\);

-- Location: FF_X47_Y22_N11
\g_radix4_2:2:u_radix4_2|b0i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-7]~q\);

-- Location: LCCOMB_X47_Y22_N10
\yi_sync[2][-7]~209\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-7]~209_combout\ = ((\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~q\ $ (\g_radix4_2:2:u_radix4_2|b0i_latched[-7]~q\ $ (!\yi_sync[2][-8]~208\)))) # (GND)
-- \yi_sync[2][-7]~210\ = CARRY((\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-7]~q\) # (!\yi_sync[2][-8]~208\))) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~q\ & (\g_radix4_2:2:u_radix4_2|b0i_latched[-7]~q\ & 
-- !\yi_sync[2][-8]~208\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b0i_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[2][-8]~208\,
	combout => \yi_sync[2][-7]~209_combout\,
	cout => \yi_sync[2][-7]~210\);

-- Location: FF_X47_Y22_N13
\g_radix4_2:2:u_radix4_2|b0i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\);

-- Location: LCCOMB_X46_Y22_N12
\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~24_combout\ = ((\bi_latched[11][-5]~q\ $ (\bi_latched[9][-5]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\ = CARRY((\bi_latched[11][-5]~q\ & ((\bi_latched[9][-5]~q\) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\))) # (!\bi_latched[11][-5]~q\ & (\bi_latched[9][-5]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-5]~q\,
	datab => \bi_latched[9][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-7]~23\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~24_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\);

-- Location: FF_X46_Y22_N13
\g_radix4_2:2:u_radix4_2|b2i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\);

-- Location: LCCOMB_X47_Y22_N12
\yi_sync[2][-6]~211\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-6]~211_combout\ = (\g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\ & (\yi_sync[2][-7]~210\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\ & (!\yi_sync[2][-7]~210\)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\ & (!\yi_sync[2][-7]~210\)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\ & ((\yi_sync[2][-7]~210\) # (GND)))))
-- \yi_sync[2][-6]~212\ = CARRY((\g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\ & !\yi_sync[2][-7]~210\)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\ & ((!\yi_sync[2][-7]~210\) # 
-- (!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b0i_latched[-6]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[2][-7]~210\,
	combout => \yi_sync[2][-6]~211_combout\,
	cout => \yi_sync[2][-6]~212\);

-- Location: LCCOMB_X46_Y22_N14
\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~26_combout\ = (\bi_latched[9][-4]~q\ & ((\bi_latched[11][-4]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\ & VCC)) # (!\bi_latched[11][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\)))) # 
-- (!\bi_latched[9][-4]~q\ & ((\bi_latched[11][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\)) # (!\bi_latched[11][-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\ = CARRY((\bi_latched[9][-4]~q\ & (!\bi_latched[11][-4]~q\ & !\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\)) # (!\bi_latched[9][-4]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\) # 
-- (!\bi_latched[11][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-4]~q\,
	datab => \bi_latched[11][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-6]~25\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~26_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\);

-- Location: FF_X46_Y22_N15
\g_radix4_2:2:u_radix4_2|b2i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~q\);

-- Location: FF_X47_Y22_N15
\g_radix4_2:2:u_radix4_2|b0i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-5]~q\);

-- Location: LCCOMB_X47_Y22_N14
\yi_sync[2][-5]~213\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-5]~213_combout\ = ((\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~q\ $ (\g_radix4_2:2:u_radix4_2|b0i_latched[-5]~q\ $ (!\yi_sync[2][-6]~212\)))) # (GND)
-- \yi_sync[2][-5]~214\ = CARRY((\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-5]~q\) # (!\yi_sync[2][-6]~212\))) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~q\ & (\g_radix4_2:2:u_radix4_2|b0i_latched[-5]~q\ & 
-- !\yi_sync[2][-6]~212\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b0i_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[2][-6]~212\,
	combout => \yi_sync[2][-5]~213_combout\,
	cout => \yi_sync[2][-5]~214\);

-- Location: LCCOMB_X46_Y22_N16
\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~28_combout\ = ((\bi_latched[9][-3]~q\ $ (\bi_latched[11][-3]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\ = CARRY((\bi_latched[9][-3]~q\ & ((\bi_latched[11][-3]~q\) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\))) # (!\bi_latched[9][-3]~q\ & (\bi_latched[11][-3]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-3]~q\,
	datab => \bi_latched[11][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-5]~27\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~28_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\);

-- Location: FF_X46_Y22_N17
\g_radix4_2:2:u_radix4_2|b2i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\);

-- Location: FF_X47_Y22_N17
\g_radix4_2:2:u_radix4_2|b0i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\);

-- Location: LCCOMB_X47_Y22_N16
\yi_sync[2][-4]~215\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-4]~215_combout\ = (\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\ & (\yi_sync[2][-5]~214\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\ & (!\yi_sync[2][-5]~214\)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\ & (!\yi_sync[2][-5]~214\)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\ & ((\yi_sync[2][-5]~214\) # (GND)))))
-- \yi_sync[2][-4]~216\ = CARRY((\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\ & !\yi_sync[2][-5]~214\)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\ & ((!\yi_sync[2][-5]~214\) # 
-- (!\g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b0i_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[2][-5]~214\,
	combout => \yi_sync[2][-4]~215_combout\,
	cout => \yi_sync[2][-4]~216\);

-- Location: LCCOMB_X46_Y22_N18
\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~30_combout\ = (\bi_latched[11][-2]~q\ & ((\bi_latched[9][-2]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\ & VCC)) # (!\bi_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\)))) # 
-- (!\bi_latched[11][-2]~q\ & ((\bi_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\)) # (!\bi_latched[9][-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\ = CARRY((\bi_latched[11][-2]~q\ & (!\bi_latched[9][-2]~q\ & !\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\)) # (!\bi_latched[11][-2]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\) # 
-- (!\bi_latched[9][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][-2]~q\,
	datab => \bi_latched[9][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-4]~29\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~30_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\);

-- Location: FF_X46_Y22_N19
\g_radix4_2:2:u_radix4_2|b2i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~q\);

-- Location: FF_X47_Y22_N19
\g_radix4_2:2:u_radix4_2|b0i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-3]~q\);

-- Location: LCCOMB_X47_Y22_N18
\yi_sync[2][-3]~217\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-3]~217_combout\ = ((\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~q\ $ (\g_radix4_2:2:u_radix4_2|b0i_latched[-3]~q\ $ (!\yi_sync[2][-4]~216\)))) # (GND)
-- \yi_sync[2][-3]~218\ = CARRY((\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~q\ & ((\g_radix4_2:2:u_radix4_2|b0i_latched[-3]~q\) # (!\yi_sync[2][-4]~216\))) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~q\ & (\g_radix4_2:2:u_radix4_2|b0i_latched[-3]~q\ & 
-- !\yi_sync[2][-4]~216\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b0i_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[2][-4]~216\,
	combout => \yi_sync[2][-3]~217_combout\,
	cout => \yi_sync[2][-3]~218\);

-- Location: FF_X47_Y22_N21
\g_radix4_2:2:u_radix4_2|b0i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bi_latched[10][-1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\);

-- Location: LCCOMB_X46_Y22_N20
\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~32_combout\ = ((\bi_latched[9][-1]~q\ $ (\bi_latched[11][-1]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\ = CARRY((\bi_latched[9][-1]~q\ & ((\bi_latched[11][-1]~q\) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\))) # (!\bi_latched[9][-1]~q\ & (\bi_latched[11][-1]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-1]~q\,
	datab => \bi_latched[11][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-3]~31\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~32_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\);

-- Location: FF_X46_Y22_N21
\g_radix4_2:2:u_radix4_2|b2i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\);

-- Location: LCCOMB_X47_Y22_N20
\yi_sync[2][-2]~219\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-2]~219_combout\ = (\g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\ & (\yi_sync[2][-3]~218\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\ & (!\yi_sync[2][-3]~218\)))) # 
-- (!\g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\ & (!\yi_sync[2][-3]~218\)) # (!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\ & ((\yi_sync[2][-3]~218\) # (GND)))))
-- \yi_sync[2][-2]~220\ = CARRY((\g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\ & !\yi_sync[2][-3]~218\)) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\ & ((!\yi_sync[2][-3]~218\) # 
-- (!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b0i_latched[-2]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[2][-3]~218\,
	combout => \yi_sync[2][-2]~219_combout\,
	cout => \yi_sync[2][-2]~220\);

-- Location: LCCOMB_X47_Y22_N30
\g_radix4_2:2:u_radix4_2|b0i_latched[-1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~feeder_combout\ = \bi_latched[10][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bi_latched[10][0]~q\,
	combout => \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~feeder_combout\);

-- Location: FF_X47_Y22_N31
\g_radix4_2:2:u_radix4_2|b0i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\);

-- Location: LCCOMB_X46_Y22_N22
\g_radix4_2:2:u_radix4_2|b2i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~34_combout\ = (\bi_latched[11][0]~q\ & ((\bi_latched[9][0]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\ & VCC)) # (!\bi_latched[9][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\)))) # 
-- (!\bi_latched[11][0]~q\ & ((\bi_latched[9][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\)) # (!\bi_latched[9][0]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~35\ = CARRY((\bi_latched[11][0]~q\ & (!\bi_latched[9][0]~q\ & !\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\)) # (!\bi_latched[11][0]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\) # 
-- (!\bi_latched[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][0]~q\,
	datab => \bi_latched[9][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-2]~33\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~34_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~35\);

-- Location: FF_X46_Y22_N23
\g_radix4_2:2:u_radix4_2|b2i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~q\);

-- Location: LCCOMB_X47_Y22_N22
\yi_sync[2][-1]~221\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][-1]~221_combout\ = ((\g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\ $ (\g_radix4_2:2:u_radix4_2|b2i_latched[-1]~q\ $ (!\yi_sync[2][-2]~220\)))) # (GND)
-- \yi_sync[2][-1]~222\ = CARRY((\g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\ & ((\g_radix4_2:2:u_radix4_2|b2i_latched[-1]~q\) # (!\yi_sync[2][-2]~220\))) # (!\g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\ & (\g_radix4_2:2:u_radix4_2|b2i_latched[-1]~q\ & 
-- !\yi_sync[2][-2]~220\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\,
	datab => \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[2][-2]~220\,
	combout => \yi_sync[2][-1]~221_combout\,
	cout => \yi_sync[2][-1]~222\);

-- Location: LCCOMB_X46_Y22_N24
\g_radix4_2:2:u_radix4_2|b2i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2i_latched[0]~36_combout\ = \bi_latched[11][0]~q\ $ (\g_radix4_2:2:u_radix4_2|b2i_latched[-1]~35\ $ (!\bi_latched[9][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[11][0]~q\,
	datad => \bi_latched[9][0]~q\,
	cin => \g_radix4_2:2:u_radix4_2|b2i_latched[-1]~35\,
	combout => \g_radix4_2:2:u_radix4_2|b2i_latched[0]~36_combout\);

-- Location: FF_X46_Y22_N25
\g_radix4_2:2:u_radix4_2|b2i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2i_latched\(0));

-- Location: LCCOMB_X47_Y22_N24
\yi_sync[2][0]~223\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[2][0]~223_combout\ = \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\ $ (\yi_sync[2][-1]~222\ $ (\g_radix4_2:2:u_radix4_2|b2i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b0i_latched[-1]~q\,
	datad => \g_radix4_2:2:u_radix4_2|b2i_latched\(0),
	cin => \yi_sync[2][-1]~222\,
	combout => \yi_sync[2][0]~223_combout\);

-- Location: DSPMULT_X48_Y18_N0
\Mult5|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y18_N2
\Mult5|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X44_Y22_N6
\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\ = CARRY((\bi_latched[9][-11]~q\ & \br_latched[11][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[9][-11]~q\,
	datab => \br_latched[11][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X44_Y22_N8
\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~14_combout\ = (\br_latched[9][-10]~q\ & ((\br_latched[11][-10]~q\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[11][-10]~q\ & 
-- (!\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\)))) # (!\br_latched[9][-10]~q\ & ((\br_latched[11][-10]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[11][-10]~q\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\) # 
-- (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\ = CARRY((\br_latched[9][-10]~q\ & (!\br_latched[11][-10]~q\ & !\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[9][-10]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\) # 
-- (!\br_latched[11][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-10]~q\,
	datab => \br_latched[11][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\);

-- Location: FF_X44_Y22_N9
\g_radix4_2:2:u_radix4_2|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~q\);

-- Location: LCCOMB_X49_Y20_N2
\yr_sync[2][-11]~218\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-11]~218_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~q\ $ (VCC))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~q\ & VCC))
-- \yr_sync[2][-11]~219\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\ & \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout\,
	datab => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~q\,
	datad => VCC,
	combout => \yr_sync[2][-11]~218_combout\,
	cout => \yr_sync[2][-11]~219\);

-- Location: LCCOMB_X44_Y22_N10
\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~16_combout\ = ((\br_latched[11][-9]~q\ $ (\br_latched[9][-9]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\ = CARRY((\br_latched[11][-9]~q\ & ((\br_latched[9][-9]~q\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\))) # (!\br_latched[11][-9]~q\ & (\br_latched[9][-9]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-9]~q\,
	datab => \br_latched[9][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-11]~15\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\);

-- Location: FF_X44_Y22_N11
\g_radix4_2:2:u_radix4_2|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\);

-- Location: LCCOMB_X49_Y20_N4
\yr_sync[2][-10]~220\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-10]~220_combout\ = (\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (\yr_sync[2][-11]~219\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (!\yr_sync[2][-11]~219\)))) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & (!\yr_sync[2][-11]~219\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & ((\yr_sync[2][-11]~219\) # 
-- (GND)))))
-- \yr_sync[2][-10]~221\ = CARRY((\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\ & !\yr_sync[2][-11]~219\)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\ & 
-- ((!\yr_sync[2][-11]~219\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a1\,
	datad => VCC,
	cin => \yr_sync[2][-11]~219\,
	combout => \yr_sync[2][-10]~220_combout\,
	cout => \yr_sync[2][-10]~221\);

-- Location: LCCOMB_X44_Y22_N12
\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~18_combout\ = (\br_latched[11][-8]~q\ & ((\br_latched[9][-8]~q\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\ & VCC)) # (!\br_latched[9][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\)))) # 
-- (!\br_latched[11][-8]~q\ & ((\br_latched[9][-8]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[9][-8]~q\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\ = CARRY((\br_latched[11][-8]~q\ & (!\br_latched[9][-8]~q\ & !\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[11][-8]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\) # 
-- (!\br_latched[9][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-8]~q\,
	datab => \br_latched[9][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-10]~17\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\);

-- Location: FF_X44_Y22_N13
\g_radix4_2:2:u_radix4_2|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~q\);

-- Location: LCCOMB_X49_Y20_N6
\yr_sync[2][-9]~222\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-9]~222_combout\ = ((\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\ $ (!\yr_sync[2][-10]~221\)))) # (GND)
-- \yr_sync[2][-9]~223\ = CARRY((\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\) # (!\yr_sync[2][-10]~221\))) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\ & !\yr_sync[2][-10]~221\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a2\,
	datad => VCC,
	cin => \yr_sync[2][-10]~221\,
	combout => \yr_sync[2][-9]~222_combout\,
	cout => \yr_sync[2][-9]~223\);

-- Location: LCCOMB_X44_Y22_N14
\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~20_combout\ = ((\br_latched[11][-7]~q\ $ (\br_latched[9][-7]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\ = CARRY((\br_latched[11][-7]~q\ & ((\br_latched[9][-7]~q\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\))) # (!\br_latched[11][-7]~q\ & (\br_latched[9][-7]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-7]~q\,
	datab => \br_latched[9][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-9]~19\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\);

-- Location: FF_X44_Y22_N15
\g_radix4_2:2:u_radix4_2|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\);

-- Location: LCCOMB_X49_Y20_N8
\yr_sync[2][-8]~224\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-8]~224_combout\ = (\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (\yr_sync[2][-9]~223\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (!\yr_sync[2][-9]~223\)))) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & (!\yr_sync[2][-9]~223\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & ((\yr_sync[2][-9]~223\) # 
-- (GND)))))
-- \yr_sync[2][-8]~225\ = CARRY((\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\ & !\yr_sync[2][-9]~223\)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\ & 
-- ((!\yr_sync[2][-9]~223\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a3\,
	datad => VCC,
	cin => \yr_sync[2][-9]~223\,
	combout => \yr_sync[2][-8]~224_combout\,
	cout => \yr_sync[2][-8]~225\);

-- Location: LCCOMB_X44_Y22_N16
\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~22_combout\ = (\br_latched[11][-6]~q\ & ((\br_latched[9][-6]~q\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\ & VCC)) # (!\br_latched[9][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\)))) # 
-- (!\br_latched[11][-6]~q\ & ((\br_latched[9][-6]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[9][-6]~q\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\ = CARRY((\br_latched[11][-6]~q\ & (!\br_latched[9][-6]~q\ & !\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[11][-6]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\) # 
-- (!\br_latched[9][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-6]~q\,
	datab => \br_latched[9][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-8]~21\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\);

-- Location: FF_X44_Y22_N17
\g_radix4_2:2:u_radix4_2|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~q\);

-- Location: LCCOMB_X49_Y20_N10
\yr_sync[2][-7]~226\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-7]~226_combout\ = ((\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ $ (!\yr_sync[2][-8]~225\)))) # (GND)
-- \yr_sync[2][-7]~227\ = CARRY((\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\) # (!\yr_sync[2][-8]~225\))) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\ & !\yr_sync[2][-8]~225\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a4\,
	datad => VCC,
	cin => \yr_sync[2][-8]~225\,
	combout => \yr_sync[2][-7]~226_combout\,
	cout => \yr_sync[2][-7]~227\);

-- Location: LCCOMB_X44_Y22_N18
\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~24_combout\ = ((\br_latched[9][-5]~q\ $ (\br_latched[11][-5]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\ = CARRY((\br_latched[9][-5]~q\ & ((\br_latched[11][-5]~q\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\))) # (!\br_latched[9][-5]~q\ & (\br_latched[11][-5]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-5]~q\,
	datab => \br_latched[11][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-7]~23\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\);

-- Location: FF_X44_Y22_N19
\g_radix4_2:2:u_radix4_2|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\);

-- Location: LCCOMB_X49_Y20_N12
\yr_sync[2][-6]~228\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-6]~228_combout\ = (\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (\yr_sync[2][-7]~227\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (!\yr_sync[2][-7]~227\)))) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & (!\yr_sync[2][-7]~227\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & ((\yr_sync[2][-7]~227\) # 
-- (GND)))))
-- \yr_sync[2][-6]~229\ = CARRY((\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\ & !\yr_sync[2][-7]~227\)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\ & 
-- ((!\yr_sync[2][-7]~227\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a5\,
	datad => VCC,
	cin => \yr_sync[2][-7]~227\,
	combout => \yr_sync[2][-6]~228_combout\,
	cout => \yr_sync[2][-6]~229\);

-- Location: LCCOMB_X44_Y22_N20
\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~26_combout\ = (\br_latched[11][-4]~q\ & ((\br_latched[9][-4]~q\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\ & VCC)) # (!\br_latched[9][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\)))) # 
-- (!\br_latched[11][-4]~q\ & ((\br_latched[9][-4]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[9][-4]~q\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\ = CARRY((\br_latched[11][-4]~q\ & (!\br_latched[9][-4]~q\ & !\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[11][-4]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\) # 
-- (!\br_latched[9][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-4]~q\,
	datab => \br_latched[9][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-6]~25\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\);

-- Location: FF_X44_Y22_N21
\g_radix4_2:2:u_radix4_2|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~q\);

-- Location: LCCOMB_X49_Y20_N14
\yr_sync[2][-5]~230\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-5]~230_combout\ = ((\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\ $ (!\yr_sync[2][-6]~229\)))) # (GND)
-- \yr_sync[2][-5]~231\ = CARRY((\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\) # (!\yr_sync[2][-6]~229\))) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\ & !\yr_sync[2][-6]~229\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a6\,
	datad => VCC,
	cin => \yr_sync[2][-6]~229\,
	combout => \yr_sync[2][-5]~230_combout\,
	cout => \yr_sync[2][-5]~231\);

-- Location: LCCOMB_X44_Y22_N22
\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~28_combout\ = ((\br_latched[11][-3]~q\ $ (\br_latched[9][-3]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\ = CARRY((\br_latched[11][-3]~q\ & ((\br_latched[9][-3]~q\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\))) # (!\br_latched[11][-3]~q\ & (\br_latched[9][-3]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-3]~q\,
	datab => \br_latched[9][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-5]~27\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\);

-- Location: FF_X44_Y22_N23
\g_radix4_2:2:u_radix4_2|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\);

-- Location: LCCOMB_X49_Y20_N16
\yr_sync[2][-4]~232\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-4]~232_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\ & (\yr_sync[2][-5]~231\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\ & 
-- (!\yr_sync[2][-5]~231\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\ & (!\yr_sync[2][-5]~231\)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\ & 
-- ((\yr_sync[2][-5]~231\) # (GND)))))
-- \yr_sync[2][-4]~233\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\ & !\yr_sync[2][-5]~231\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\ & ((!\yr_sync[2][-5]~231\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a7\,
	datab => \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[2][-5]~231\,
	combout => \yr_sync[2][-4]~232_combout\,
	cout => \yr_sync[2][-4]~233\);

-- Location: LCCOMB_X44_Y22_N24
\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~30_combout\ = (\br_latched[11][-2]~q\ & ((\br_latched[9][-2]~q\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\ & VCC)) # (!\br_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\)))) # 
-- (!\br_latched[11][-2]~q\ & ((\br_latched[9][-2]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[9][-2]~q\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\ = CARRY((\br_latched[11][-2]~q\ & (!\br_latched[9][-2]~q\ & !\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[11][-2]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\) # 
-- (!\br_latched[9][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[11][-2]~q\,
	datab => \br_latched[9][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-4]~29\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\);

-- Location: FF_X44_Y22_N25
\g_radix4_2:2:u_radix4_2|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~q\);

-- Location: LCCOMB_X49_Y20_N18
\yr_sync[2][-3]~234\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-3]~234_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ $ (\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~q\ $ (!\yr_sync[2][-4]~233\)))) # (GND)
-- \yr_sync[2][-3]~235\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~q\) # (!\yr_sync[2][-4]~233\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~q\ & !\yr_sync[2][-4]~233\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a8\,
	datab => \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[2][-4]~233\,
	combout => \yr_sync[2][-3]~234_combout\,
	cout => \yr_sync[2][-3]~235\);

-- Location: LCCOMB_X44_Y22_N26
\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~32_combout\ = ((\br_latched[9][-1]~q\ $ (\br_latched[11][-1]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\ = CARRY((\br_latched[9][-1]~q\ & ((\br_latched[11][-1]~q\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\))) # (!\br_latched[9][-1]~q\ & (\br_latched[11][-1]~q\ & 
-- !\g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][-1]~q\,
	datab => \br_latched[11][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-3]~31\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\);

-- Location: FF_X44_Y22_N27
\g_radix4_2:2:u_radix4_2|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\);

-- Location: LCCOMB_X49_Y20_N20
\yr_sync[2][-2]~236\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-2]~236_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\ & (\yr_sync[2][-3]~235\ & VCC)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\ & 
-- (!\yr_sync[2][-3]~235\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[2][-3]~235\)) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\ & 
-- ((\yr_sync[2][-3]~235\) # (GND)))))
-- \yr_sync[2][-2]~237\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\ & !\yr_sync[2][-3]~235\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\ & ((!\yr_sync[2][-3]~235\) # (!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a9\,
	datab => \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[2][-3]~235\,
	combout => \yr_sync[2][-2]~236_combout\,
	cout => \yr_sync[2][-2]~237\);

-- Location: LCCOMB_X44_Y22_N28
\g_radix4_2:2:u_radix4_2|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~34_combout\ = (\br_latched[9][0]~q\ & ((\br_latched[11][0]~q\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\ & VCC)) # (!\br_latched[11][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\)))) # 
-- (!\br_latched[9][0]~q\ & ((\br_latched[11][0]~q\ & (!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[11][0]~q\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~35\ = CARRY((\br_latched[9][0]~q\ & (!\br_latched[11][0]~q\ & !\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[9][0]~q\ & ((!\g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\) # 
-- (!\br_latched[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][0]~q\,
	datab => \br_latched[11][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-2]~33\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~35\);

-- Location: FF_X44_Y22_N29
\g_radix4_2:2:u_radix4_2|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~q\);

-- Location: LCCOMB_X49_Y20_N22
\yr_sync[2][-1]~238\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][-1]~238_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ $ (\g_radix4_2:2:u_radix4_2|b2r_latched[-1]~q\ $ (!\yr_sync[2][-2]~237\)))) # (GND)
-- \yr_sync[2][-1]~239\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & ((\g_radix4_2:2:u_radix4_2|b2r_latched[-1]~q\) # (!\yr_sync[2][-2]~237\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ & (\g_radix4_2:2:u_radix4_2|b2r_latched[-1]~q\ & !\yr_sync[2][-2]~237\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datab => \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[2][-2]~237\,
	combout => \yr_sync[2][-1]~238_combout\,
	cout => \yr_sync[2][-1]~239\);

-- Location: LCCOMB_X44_Y22_N30
\g_radix4_2:2:u_radix4_2|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:2:u_radix4_2|b2r_latched[0]~36_combout\ = \br_latched[9][0]~q\ $ (\br_latched[11][0]~q\ $ (!\g_radix4_2:2:u_radix4_2|b2r_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[9][0]~q\,
	datab => \br_latched[11][0]~q\,
	cin => \g_radix4_2:2:u_radix4_2|b2r_latched[-1]~35\,
	combout => \g_radix4_2:2:u_radix4_2|b2r_latched[0]~36_combout\);

-- Location: FF_X44_Y22_N31
\g_radix4_2:2:u_radix4_2|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:2:u_radix4_2|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:2:u_radix4_2|b2r_latched\(0));

-- Location: LCCOMB_X49_Y20_N24
\yr_sync[2][0]~240\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[2][0]~240_combout\ = \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\ $ (\yr_sync[2][-1]~239\ $ (\g_radix4_2:2:u_radix4_2|b2r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a10\,
	datad => \g_radix4_2:2:u_radix4_2|b2r_latched\(0),
	cin => \yr_sync[2][-1]~239\,
	combout => \yr_sync[2][0]~240_combout\);

-- Location: DSPMULT_X48_Y20_N0
\Mult4|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y20_N2
\Mult4|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y18_N4
\Add2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (\yi_sqr[2][-11]\ & (\yr_sqr[2][-11]\ $ (VCC))) # (!\yi_sqr[2][-11]\ & (\yr_sqr[2][-11]\ & VCC))
-- \Add2~1\ = CARRY((\yi_sqr[2][-11]\ & \yr_sqr[2][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-11]\,
	datab => \yr_sqr[2][-11]\,
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X49_Y18_N6
\Add2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\yi_sqr[2][-10]\ & ((\yr_sqr[2][-10]\ & (\Add2~1\ & VCC)) # (!\yr_sqr[2][-10]\ & (!\Add2~1\)))) # (!\yi_sqr[2][-10]\ & ((\yr_sqr[2][-10]\ & (!\Add2~1\)) # (!\yr_sqr[2][-10]\ & ((\Add2~1\) # (GND)))))
-- \Add2~3\ = CARRY((\yi_sqr[2][-10]\ & (!\yr_sqr[2][-10]\ & !\Add2~1\)) # (!\yi_sqr[2][-10]\ & ((!\Add2~1\) # (!\yr_sqr[2][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-10]\,
	datab => \yr_sqr[2][-10]\,
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X49_Y18_N8
\Add2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = ((\yi_sqr[2][-9]\ $ (\yr_sqr[2][-9]\ $ (!\Add2~3\)))) # (GND)
-- \Add2~5\ = CARRY((\yi_sqr[2][-9]\ & ((\yr_sqr[2][-9]\) # (!\Add2~3\))) # (!\yi_sqr[2][-9]\ & (\yr_sqr[2][-9]\ & !\Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-9]\,
	datab => \yr_sqr[2][-9]\,
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X49_Y18_N10
\Add2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\yi_sqr[2][-8]\ & ((\yr_sqr[2][-8]\ & (\Add2~5\ & VCC)) # (!\yr_sqr[2][-8]\ & (!\Add2~5\)))) # (!\yi_sqr[2][-8]\ & ((\yr_sqr[2][-8]\ & (!\Add2~5\)) # (!\yr_sqr[2][-8]\ & ((\Add2~5\) # (GND)))))
-- \Add2~7\ = CARRY((\yi_sqr[2][-8]\ & (!\yr_sqr[2][-8]\ & !\Add2~5\)) # (!\yi_sqr[2][-8]\ & ((!\Add2~5\) # (!\yr_sqr[2][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-8]\,
	datab => \yr_sqr[2][-8]\,
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X49_Y18_N12
\Add2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = ((\yi_sqr[2][-7]\ $ (\yr_sqr[2][-7]\ $ (!\Add2~7\)))) # (GND)
-- \Add2~9\ = CARRY((\yi_sqr[2][-7]\ & ((\yr_sqr[2][-7]\) # (!\Add2~7\))) # (!\yi_sqr[2][-7]\ & (\yr_sqr[2][-7]\ & !\Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-7]\,
	datab => \yr_sqr[2][-7]\,
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X49_Y18_N14
\Add2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (\yi_sqr[2][-6]\ & ((\yr_sqr[2][-6]\ & (\Add2~9\ & VCC)) # (!\yr_sqr[2][-6]\ & (!\Add2~9\)))) # (!\yi_sqr[2][-6]\ & ((\yr_sqr[2][-6]\ & (!\Add2~9\)) # (!\yr_sqr[2][-6]\ & ((\Add2~9\) # (GND)))))
-- \Add2~11\ = CARRY((\yi_sqr[2][-6]\ & (!\yr_sqr[2][-6]\ & !\Add2~9\)) # (!\yi_sqr[2][-6]\ & ((!\Add2~9\) # (!\yr_sqr[2][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-6]\,
	datab => \yr_sqr[2][-6]\,
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: LCCOMB_X49_Y18_N16
\Add2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = ((\yi_sqr[2][-5]\ $ (\yr_sqr[2][-5]\ $ (!\Add2~11\)))) # (GND)
-- \Add2~13\ = CARRY((\yi_sqr[2][-5]\ & ((\yr_sqr[2][-5]\) # (!\Add2~11\))) # (!\yi_sqr[2][-5]\ & (\yr_sqr[2][-5]\ & !\Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-5]\,
	datab => \yr_sqr[2][-5]\,
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: LCCOMB_X49_Y18_N18
\Add2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (\yr_sqr[2][-4]\ & ((\yi_sqr[2][-4]\ & (\Add2~13\ & VCC)) # (!\yi_sqr[2][-4]\ & (!\Add2~13\)))) # (!\yr_sqr[2][-4]\ & ((\yi_sqr[2][-4]\ & (!\Add2~13\)) # (!\yi_sqr[2][-4]\ & ((\Add2~13\) # (GND)))))
-- \Add2~15\ = CARRY((\yr_sqr[2][-4]\ & (!\yi_sqr[2][-4]\ & !\Add2~13\)) # (!\yr_sqr[2][-4]\ & ((!\Add2~13\) # (!\yi_sqr[2][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[2][-4]\,
	datab => \yi_sqr[2][-4]\,
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X49_Y18_N20
\Add2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = ((\yi_sqr[2][-3]\ $ (\yr_sqr[2][-3]\ $ (!\Add2~15\)))) # (GND)
-- \Add2~17\ = CARRY((\yi_sqr[2][-3]\ & ((\yr_sqr[2][-3]\) # (!\Add2~15\))) # (!\yi_sqr[2][-3]\ & (\yr_sqr[2][-3]\ & !\Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-3]\,
	datab => \yr_sqr[2][-3]\,
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X49_Y18_N22
\Add2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (\yi_sqr[2][-2]\ & ((\yr_sqr[2][-2]\ & (\Add2~17\ & VCC)) # (!\yr_sqr[2][-2]\ & (!\Add2~17\)))) # (!\yi_sqr[2][-2]\ & ((\yr_sqr[2][-2]\ & (!\Add2~17\)) # (!\yr_sqr[2][-2]\ & ((\Add2~17\) # (GND)))))
-- \Add2~19\ = CARRY((\yi_sqr[2][-2]\ & (!\yr_sqr[2][-2]\ & !\Add2~17\)) # (!\yi_sqr[2][-2]\ & ((!\Add2~17\) # (!\yr_sqr[2][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][-2]\,
	datab => \yr_sqr[2][-2]\,
	datad => VCC,
	cin => \Add2~17\,
	combout => \Add2~18_combout\,
	cout => \Add2~19\);

-- Location: LCCOMB_X49_Y18_N24
\Add2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = ((\yr_sqr[2][-1]\ $ (\yi_sqr[2][-1]\ $ (!\Add2~19\)))) # (GND)
-- \Add2~21\ = CARRY((\yr_sqr[2][-1]\ & ((\yi_sqr[2][-1]\) # (!\Add2~19\))) # (!\yr_sqr[2][-1]\ & (\yi_sqr[2][-1]\ & !\Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[2][-1]\,
	datab => \yi_sqr[2][-1]\,
	datad => VCC,
	cin => \Add2~19\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: LCCOMB_X49_Y18_N26
\Add2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (\yi_sqr[2][0]\ & ((\yr_sqr[2][0]\ & (\Add2~21\ & VCC)) # (!\yr_sqr[2][0]\ & (!\Add2~21\)))) # (!\yi_sqr[2][0]\ & ((\yr_sqr[2][0]\ & (!\Add2~21\)) # (!\yr_sqr[2][0]\ & ((\Add2~21\) # (GND)))))
-- \Add2~23\ = CARRY((\yi_sqr[2][0]\ & (!\yr_sqr[2][0]\ & !\Add2~21\)) # (!\yi_sqr[2][0]\ & ((!\Add2~21\) # (!\yr_sqr[2][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[2][0]\,
	datab => \yr_sqr[2][0]\,
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X49_Y18_N28
\Add2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = \yr_sqr[2][0]\ $ (\Add2~23\ $ (\yi_sqr[2][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \yr_sqr[2][0]\,
	datad => \yi_sqr[2][0]\,
	cin => \Add2~23\,
	combout => \Add2~24_combout\);

-- Location: LCCOMB_X49_Y14_N12
\result~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~55_combout\ = (\Add2~0_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~0_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~0_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~55_combout\);

-- Location: FF_X49_Y14_N13
\z[2][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-11]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N2
\result~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~56_combout\ = (\Add2~2_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~2_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~56_combout\);

-- Location: FF_X49_Y14_N3
\z[2][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-10]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N24
\result~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~57_combout\ = (\Add2~4_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~4_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~4_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~57_combout\);

-- Location: FF_X49_Y14_N25
\z[2][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-9]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N6
\result~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~58_combout\ = (\Add2~6_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~6_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~6_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~58_combout\);

-- Location: FF_X49_Y14_N7
\z[2][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-8]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N4
\result~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~59_combout\ = (\Add2~8_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~8_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~8_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~59_combout\);

-- Location: FF_X49_Y14_N5
\z[2][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-7]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N10
\result~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~60_combout\ = (\Add2~10_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~10_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~60_combout\);

-- Location: FF_X49_Y14_N11
\z[2][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-6]~reg0_q\);

-- Location: LCCOMB_X49_Y18_N0
\result~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~61_combout\ = (\Add2~12_combout\ & ((\Add2~22_combout\) # (\Add2~24_combout\))) # (!\Add2~12_combout\ & (\Add2~22_combout\ & \Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~12_combout\,
	datac => \Add2~22_combout\,
	datad => \Add2~24_combout\,
	combout => \result~61_combout\);

-- Location: FF_X49_Y18_N1
\z[2][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-5]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N20
\result~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~62_combout\ = (\Add2~14_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~14_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~14_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~62_combout\);

-- Location: FF_X49_Y14_N21
\z[2][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-4]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N22
\result~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~63_combout\ = (\Add2~16_combout\ & ((\Add2~24_combout\) # (\Add2~22_combout\))) # (!\Add2~16_combout\ & (\Add2~24_combout\ & \Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~16_combout\,
	datac => \Add2~24_combout\,
	datad => \Add2~22_combout\,
	combout => \result~63_combout\);

-- Location: FF_X49_Y14_N23
\z[2][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-3]~reg0_q\);

-- Location: LCCOMB_X49_Y18_N30
\result~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~64_combout\ = (\Add2~18_combout\ & ((\Add2~22_combout\) # (\Add2~24_combout\))) # (!\Add2~18_combout\ & (\Add2~22_combout\ & \Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~18_combout\,
	datac => \Add2~22_combout\,
	datad => \Add2~24_combout\,
	combout => \result~64_combout\);

-- Location: FF_X49_Y18_N31
\z[2][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-2]~reg0_q\);

-- Location: LCCOMB_X49_Y18_N2
\result~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~65_combout\ = (\Add2~20_combout\ & ((\Add2~22_combout\) # (\Add2~24_combout\))) # (!\Add2~20_combout\ & (\Add2~22_combout\ & \Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add2~20_combout\,
	datac => \Add2~22_combout\,
	datad => \Add2~24_combout\,
	combout => \result~65_combout\);

-- Location: FF_X49_Y18_N3
\z[2][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][-1]~reg0_q\);

-- Location: LCCOMB_X49_Y14_N16
\z[2][0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[2][0]~5_combout\ = !\Add2~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add2~24_combout\,
	combout => \z[2][0]~5_combout\);

-- Location: FF_X49_Y14_N17
\z[2][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[2][0]~reg0_q\);

-- Location: LCCOMB_X59_Y26_N0
\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\ = CARRY((\bi_latched[5][-11]~q\ & \bi_latched[7][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-11]~q\,
	datab => \bi_latched[7][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\);

-- Location: LCCOMB_X59_Y26_N2
\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~14_combout\ = (\bi_latched[7][-10]~q\ & ((\bi_latched[5][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\ & VCC)) # (!\bi_latched[5][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\)))) 
-- # (!\bi_latched[7][-10]~q\ & ((\bi_latched[5][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\)) # (!\bi_latched[5][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\ = CARRY((\bi_latched[7][-10]~q\ & (!\bi_latched[5][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\)) # (!\bi_latched[7][-10]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\) # 
-- (!\bi_latched[5][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-10]~q\,
	datab => \bi_latched[5][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\);

-- Location: FF_X59_Y26_N3
\g_radix4_2:1:u_radix4_2|b2i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~q\);

-- Location: LCCOMB_X63_Y26_N6
\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\ = CARRY((\bi_latched[6][-11]~q\ & \bi_latched[4][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-11]~q\,
	datab => \bi_latched[4][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\);

-- Location: LCCOMB_X63_Y26_N8
\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~14_combout\ = (\bi_latched[6][-10]~q\ & ((\bi_latched[4][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\ & VCC)) # (!\bi_latched[4][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\)))) 
-- # (!\bi_latched[6][-10]~q\ & ((\bi_latched[4][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\)) # (!\bi_latched[4][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\ = CARRY((\bi_latched[6][-10]~q\ & (!\bi_latched[4][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\)) # (!\bi_latched[6][-10]~q\ & ((!\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\) # 
-- (!\bi_latched[4][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-10]~q\,
	datab => \bi_latched[4][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\);

-- Location: FF_X63_Y26_N9
\g_radix4_2:1:u_radix4_2|b0i_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~q\);

-- Location: LCCOMB_X67_Y26_N2
\yi_sync[1][-11]~225\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-11]~225_combout\ = (\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~q\ & VCC))
-- \yi_sync[1][-11]~226\ = CARRY((\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~q\ & \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~q\,
	datad => VCC,
	combout => \yi_sync[1][-11]~225_combout\,
	cout => \yi_sync[1][-11]~226\);

-- Location: LCCOMB_X63_Y26_N10
\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~16_combout\ = ((\bi_latched[6][-9]~q\ $ (\bi_latched[4][-9]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\ = CARRY((\bi_latched[6][-9]~q\ & ((\bi_latched[4][-9]~q\) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\))) # (!\bi_latched[6][-9]~q\ & (\bi_latched[4][-9]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-9]~q\,
	datab => \bi_latched[4][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\);

-- Location: FF_X63_Y26_N11
\g_radix4_2:1:u_radix4_2|b0i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\);

-- Location: LCCOMB_X59_Y26_N4
\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~16_combout\ = ((\bi_latched[7][-9]~q\ $ (\bi_latched[5][-9]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\ = CARRY((\bi_latched[7][-9]~q\ & ((\bi_latched[5][-9]~q\) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\))) # (!\bi_latched[7][-9]~q\ & (\bi_latched[5][-9]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-9]~q\,
	datab => \bi_latched[5][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\);

-- Location: FF_X59_Y26_N5
\g_radix4_2:1:u_radix4_2|b2i_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\);

-- Location: LCCOMB_X67_Y26_N4
\yi_sync[1][-10]~227\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-10]~227_combout\ = (\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\ & (\yi_sync[1][-11]~226\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\ & (!\yi_sync[1][-11]~226\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\ & (!\yi_sync[1][-11]~226\)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\ & ((\yi_sync[1][-11]~226\) # (GND)))))
-- \yi_sync[1][-10]~228\ = CARRY((\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\ & !\yi_sync[1][-11]~226\)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\ & ((!\yi_sync[1][-11]~226\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~q\,
	datad => VCC,
	cin => \yi_sync[1][-11]~226\,
	combout => \yi_sync[1][-10]~227_combout\,
	cout => \yi_sync[1][-10]~228\);

-- Location: LCCOMB_X63_Y26_N12
\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~18_combout\ = (\bi_latched[4][-8]~q\ & ((\bi_latched[6][-8]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\ & VCC)) # (!\bi_latched[6][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\)))) # 
-- (!\bi_latched[4][-8]~q\ & ((\bi_latched[6][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\)) # (!\bi_latched[6][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\ = CARRY((\bi_latched[4][-8]~q\ & (!\bi_latched[6][-8]~q\ & !\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\)) # (!\bi_latched[4][-8]~q\ & ((!\g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\) # 
-- (!\bi_latched[6][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][-8]~q\,
	datab => \bi_latched[6][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\);

-- Location: FF_X63_Y26_N13
\g_radix4_2:1:u_radix4_2|b0i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~q\);

-- Location: LCCOMB_X59_Y26_N6
\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~18_combout\ = (\bi_latched[7][-8]~q\ & ((\bi_latched[5][-8]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\ & VCC)) # (!\bi_latched[5][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\)))) # 
-- (!\bi_latched[7][-8]~q\ & ((\bi_latched[5][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\)) # (!\bi_latched[5][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\ = CARRY((\bi_latched[7][-8]~q\ & (!\bi_latched[5][-8]~q\ & !\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\)) # (!\bi_latched[7][-8]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\) # 
-- (!\bi_latched[5][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-8]~q\,
	datab => \bi_latched[5][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\);

-- Location: FF_X59_Y26_N7
\g_radix4_2:1:u_radix4_2|b2i_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~q\);

-- Location: LCCOMB_X67_Y26_N6
\yi_sync[1][-9]~229\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-9]~229_combout\ = ((\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~q\ $ (!\yi_sync[1][-10]~228\)))) # (GND)
-- \yi_sync[1][-9]~230\ = CARRY((\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~q\) # (!\yi_sync[1][-10]~228\))) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~q\ & 
-- !\yi_sync[1][-10]~228\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~q\,
	datad => VCC,
	cin => \yi_sync[1][-10]~228\,
	combout => \yi_sync[1][-9]~229_combout\,
	cout => \yi_sync[1][-9]~230\);

-- Location: LCCOMB_X59_Y26_N8
\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~20_combout\ = ((\bi_latched[5][-7]~q\ $ (\bi_latched[7][-7]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\ = CARRY((\bi_latched[5][-7]~q\ & ((\bi_latched[7][-7]~q\) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\))) # (!\bi_latched[5][-7]~q\ & (\bi_latched[7][-7]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-7]~q\,
	datab => \bi_latched[7][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\);

-- Location: FF_X59_Y26_N9
\g_radix4_2:1:u_radix4_2|b2i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\);

-- Location: LCCOMB_X63_Y26_N14
\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~20_combout\ = ((\bi_latched[6][-7]~q\ $ (\bi_latched[4][-7]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\ = CARRY((\bi_latched[6][-7]~q\ & ((\bi_latched[4][-7]~q\) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\))) # (!\bi_latched[6][-7]~q\ & (\bi_latched[4][-7]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-7]~q\,
	datab => \bi_latched[4][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\);

-- Location: FF_X63_Y26_N15
\g_radix4_2:1:u_radix4_2|b0i_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\);

-- Location: LCCOMB_X67_Y26_N8
\yi_sync[1][-8]~231\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-8]~231_combout\ = (\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\ & (\yi_sync[1][-9]~230\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\ & (!\yi_sync[1][-9]~230\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\ & (!\yi_sync[1][-9]~230\)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\ & ((\yi_sync[1][-9]~230\) # (GND)))))
-- \yi_sync[1][-8]~232\ = CARRY((\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\ & !\yi_sync[1][-9]~230\)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\ & ((!\yi_sync[1][-9]~230\) # 
-- (!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~q\,
	datad => VCC,
	cin => \yi_sync[1][-9]~230\,
	combout => \yi_sync[1][-8]~231_combout\,
	cout => \yi_sync[1][-8]~232\);

-- Location: LCCOMB_X59_Y26_N10
\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~22_combout\ = (\bi_latched[7][-6]~q\ & ((\bi_latched[5][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\ & VCC)) # (!\bi_latched[5][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\)))) # 
-- (!\bi_latched[7][-6]~q\ & ((\bi_latched[5][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\)) # (!\bi_latched[5][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\ = CARRY((\bi_latched[7][-6]~q\ & (!\bi_latched[5][-6]~q\ & !\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\)) # (!\bi_latched[7][-6]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\) # 
-- (!\bi_latched[5][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-6]~q\,
	datab => \bi_latched[5][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\);

-- Location: FF_X59_Y26_N11
\g_radix4_2:1:u_radix4_2|b2i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~q\);

-- Location: LCCOMB_X63_Y26_N16
\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~22_combout\ = (\bi_latched[4][-6]~q\ & ((\bi_latched[6][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\ & VCC)) # (!\bi_latched[6][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\)))) # 
-- (!\bi_latched[4][-6]~q\ & ((\bi_latched[6][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\)) # (!\bi_latched[6][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\ = CARRY((\bi_latched[4][-6]~q\ & (!\bi_latched[6][-6]~q\ & !\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\)) # (!\bi_latched[4][-6]~q\ & ((!\g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\) # 
-- (!\bi_latched[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][-6]~q\,
	datab => \bi_latched[6][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\);

-- Location: FF_X63_Y26_N17
\g_radix4_2:1:u_radix4_2|b0i_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~q\);

-- Location: LCCOMB_X67_Y26_N10
\yi_sync[1][-7]~233\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-7]~233_combout\ = ((\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~q\ $ (!\yi_sync[1][-8]~232\)))) # (GND)
-- \yi_sync[1][-7]~234\ = CARRY((\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~q\) # (!\yi_sync[1][-8]~232\))) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~q\ & 
-- !\yi_sync[1][-8]~232\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~q\,
	datad => VCC,
	cin => \yi_sync[1][-8]~232\,
	combout => \yi_sync[1][-7]~233_combout\,
	cout => \yi_sync[1][-7]~234\);

-- Location: LCCOMB_X59_Y26_N12
\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~24_combout\ = ((\bi_latched[5][-5]~q\ $ (\bi_latched[7][-5]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\ = CARRY((\bi_latched[5][-5]~q\ & ((\bi_latched[7][-5]~q\) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\))) # (!\bi_latched[5][-5]~q\ & (\bi_latched[7][-5]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][-5]~q\,
	datab => \bi_latched[7][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\);

-- Location: FF_X59_Y26_N13
\g_radix4_2:1:u_radix4_2|b2i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\);

-- Location: LCCOMB_X63_Y26_N18
\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~24_combout\ = ((\bi_latched[6][-5]~q\ $ (\bi_latched[4][-5]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\ = CARRY((\bi_latched[6][-5]~q\ & ((\bi_latched[4][-5]~q\) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\))) # (!\bi_latched[6][-5]~q\ & (\bi_latched[4][-5]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-5]~q\,
	datab => \bi_latched[4][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\);

-- Location: FF_X63_Y26_N19
\g_radix4_2:1:u_radix4_2|b0i_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\);

-- Location: LCCOMB_X67_Y26_N12
\yi_sync[1][-6]~235\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-6]~235_combout\ = (\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\ & (\yi_sync[1][-7]~234\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\ & (!\yi_sync[1][-7]~234\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\ & (!\yi_sync[1][-7]~234\)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\ & ((\yi_sync[1][-7]~234\) # (GND)))))
-- \yi_sync[1][-6]~236\ = CARRY((\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\ & !\yi_sync[1][-7]~234\)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\ & ((!\yi_sync[1][-7]~234\) # 
-- (!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~q\,
	datad => VCC,
	cin => \yi_sync[1][-7]~234\,
	combout => \yi_sync[1][-6]~235_combout\,
	cout => \yi_sync[1][-6]~236\);

-- Location: LCCOMB_X59_Y26_N14
\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~26_combout\ = (\bi_latched[7][-4]~q\ & ((\bi_latched[5][-4]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\ & VCC)) # (!\bi_latched[5][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\)))) # 
-- (!\bi_latched[7][-4]~q\ & ((\bi_latched[5][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\)) # (!\bi_latched[5][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\ = CARRY((\bi_latched[7][-4]~q\ & (!\bi_latched[5][-4]~q\ & !\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\)) # (!\bi_latched[7][-4]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\) # 
-- (!\bi_latched[5][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-4]~q\,
	datab => \bi_latched[5][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\);

-- Location: FF_X59_Y26_N15
\g_radix4_2:1:u_radix4_2|b2i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~q\);

-- Location: LCCOMB_X63_Y26_N20
\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~26_combout\ = (\bi_latched[6][-4]~q\ & ((\bi_latched[4][-4]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\ & VCC)) # (!\bi_latched[4][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\)))) # 
-- (!\bi_latched[6][-4]~q\ & ((\bi_latched[4][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\)) # (!\bi_latched[4][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\ = CARRY((\bi_latched[6][-4]~q\ & (!\bi_latched[4][-4]~q\ & !\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\)) # (!\bi_latched[6][-4]~q\ & ((!\g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\) # 
-- (!\bi_latched[4][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-4]~q\,
	datab => \bi_latched[4][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\);

-- Location: FF_X63_Y26_N21
\g_radix4_2:1:u_radix4_2|b0i_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~q\);

-- Location: LCCOMB_X67_Y26_N14
\yi_sync[1][-5]~237\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-5]~237_combout\ = ((\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~q\ $ (!\yi_sync[1][-6]~236\)))) # (GND)
-- \yi_sync[1][-5]~238\ = CARRY((\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~q\) # (!\yi_sync[1][-6]~236\))) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~q\ & 
-- !\yi_sync[1][-6]~236\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~q\,
	datad => VCC,
	cin => \yi_sync[1][-6]~236\,
	combout => \yi_sync[1][-5]~237_combout\,
	cout => \yi_sync[1][-5]~238\);

-- Location: LCCOMB_X63_Y26_N22
\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~28_combout\ = ((\bi_latched[6][-3]~q\ $ (\bi_latched[4][-3]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\ = CARRY((\bi_latched[6][-3]~q\ & ((\bi_latched[4][-3]~q\) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\))) # (!\bi_latched[6][-3]~q\ & (\bi_latched[4][-3]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-3]~q\,
	datab => \bi_latched[4][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\);

-- Location: FF_X63_Y26_N23
\g_radix4_2:1:u_radix4_2|b0i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\);

-- Location: LCCOMB_X59_Y26_N16
\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~28_combout\ = ((\bi_latched[7][-3]~q\ $ (\bi_latched[5][-3]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\ = CARRY((\bi_latched[7][-3]~q\ & ((\bi_latched[5][-3]~q\) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\))) # (!\bi_latched[7][-3]~q\ & (\bi_latched[5][-3]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-3]~q\,
	datab => \bi_latched[5][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\);

-- Location: FF_X59_Y26_N17
\g_radix4_2:1:u_radix4_2|b2i_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\);

-- Location: LCCOMB_X67_Y26_N16
\yi_sync[1][-4]~239\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-4]~239_combout\ = (\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\ & (\yi_sync[1][-5]~238\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\ & (!\yi_sync[1][-5]~238\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\ & (!\yi_sync[1][-5]~238\)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\ & ((\yi_sync[1][-5]~238\) # (GND)))))
-- \yi_sync[1][-4]~240\ = CARRY((\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\ & !\yi_sync[1][-5]~238\)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\ & ((!\yi_sync[1][-5]~238\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~q\,
	datad => VCC,
	cin => \yi_sync[1][-5]~238\,
	combout => \yi_sync[1][-4]~239_combout\,
	cout => \yi_sync[1][-4]~240\);

-- Location: LCCOMB_X63_Y26_N24
\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~30_combout\ = (\bi_latched[6][-2]~q\ & ((\bi_latched[4][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\ & VCC)) # (!\bi_latched[4][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\)))) # 
-- (!\bi_latched[6][-2]~q\ & ((\bi_latched[4][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\)) # (!\bi_latched[4][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\ = CARRY((\bi_latched[6][-2]~q\ & (!\bi_latched[4][-2]~q\ & !\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\)) # (!\bi_latched[6][-2]~q\ & ((!\g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\) # 
-- (!\bi_latched[4][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-2]~q\,
	datab => \bi_latched[4][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\);

-- Location: FF_X63_Y26_N25
\g_radix4_2:1:u_radix4_2|b0i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~q\);

-- Location: LCCOMB_X59_Y26_N18
\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~30_combout\ = (\bi_latched[7][-2]~q\ & ((\bi_latched[5][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\ & VCC)) # (!\bi_latched[5][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\)))) # 
-- (!\bi_latched[7][-2]~q\ & ((\bi_latched[5][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\)) # (!\bi_latched[5][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\ = CARRY((\bi_latched[7][-2]~q\ & (!\bi_latched[5][-2]~q\ & !\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\)) # (!\bi_latched[7][-2]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\) # 
-- (!\bi_latched[5][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-2]~q\,
	datab => \bi_latched[5][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\);

-- Location: FF_X59_Y26_N19
\g_radix4_2:1:u_radix4_2|b2i_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~q\);

-- Location: LCCOMB_X67_Y26_N18
\yi_sync[1][-3]~241\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-3]~241_combout\ = ((\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~q\ $ (!\yi_sync[1][-4]~240\)))) # (GND)
-- \yi_sync[1][-3]~242\ = CARRY((\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~q\) # (!\yi_sync[1][-4]~240\))) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~q\ & 
-- !\yi_sync[1][-4]~240\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~q\,
	datad => VCC,
	cin => \yi_sync[1][-4]~240\,
	combout => \yi_sync[1][-3]~241_combout\,
	cout => \yi_sync[1][-3]~242\);

-- Location: LCCOMB_X63_Y26_N26
\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~32_combout\ = ((\bi_latched[6][-1]~q\ $ (\bi_latched[4][-1]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\ = CARRY((\bi_latched[6][-1]~q\ & ((\bi_latched[4][-1]~q\) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\))) # (!\bi_latched[6][-1]~q\ & (\bi_latched[4][-1]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[6][-1]~q\,
	datab => \bi_latched[4][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\);

-- Location: FF_X63_Y26_N27
\g_radix4_2:1:u_radix4_2|b0i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\);

-- Location: LCCOMB_X59_Y26_N20
\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~32_combout\ = ((\bi_latched[7][-1]~q\ $ (\bi_latched[5][-1]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\ = CARRY((\bi_latched[7][-1]~q\ & ((\bi_latched[5][-1]~q\) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\))) # (!\bi_latched[7][-1]~q\ & (\bi_latched[5][-1]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[7][-1]~q\,
	datab => \bi_latched[5][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\);

-- Location: FF_X59_Y26_N21
\g_radix4_2:1:u_radix4_2|b2i_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\);

-- Location: LCCOMB_X67_Y26_N20
\yi_sync[1][-2]~243\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-2]~243_combout\ = (\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\ & (\yi_sync[1][-3]~242\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\ & (!\yi_sync[1][-3]~242\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\ & (!\yi_sync[1][-3]~242\)) # (!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\ & ((\yi_sync[1][-3]~242\) # (GND)))))
-- \yi_sync[1][-2]~244\ = CARRY((\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\ & !\yi_sync[1][-3]~242\)) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\ & ((!\yi_sync[1][-3]~242\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~q\,
	datad => VCC,
	cin => \yi_sync[1][-3]~242\,
	combout => \yi_sync[1][-2]~243_combout\,
	cout => \yi_sync[1][-2]~244\);

-- Location: LCCOMB_X63_Y26_N28
\g_radix4_2:1:u_radix4_2|b0i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~34_combout\ = (\bi_latched[4][0]~q\ & ((\bi_latched[6][0]~q\ & (\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\ & VCC)) # (!\bi_latched[6][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\)))) # 
-- (!\bi_latched[4][0]~q\ & ((\bi_latched[6][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\)) # (!\bi_latched[6][0]~q\ & ((\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~35\ = CARRY((\bi_latched[4][0]~q\ & (!\bi_latched[6][0]~q\ & !\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\)) # (!\bi_latched[4][0]~q\ & ((!\g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\) # (!\bi_latched[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][0]~q\,
	datab => \bi_latched[6][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~35\);

-- Location: FF_X63_Y26_N29
\g_radix4_2:1:u_radix4_2|b0i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~q\);

-- Location: LCCOMB_X59_Y26_N22
\g_radix4_2:1:u_radix4_2|b2i_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~34_combout\ = (\bi_latched[5][0]~q\ & ((\bi_latched[7][0]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\ & VCC)) # (!\bi_latched[7][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\)))) # 
-- (!\bi_latched[5][0]~q\ & ((\bi_latched[7][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\)) # (!\bi_latched[7][0]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~35\ = CARRY((\bi_latched[5][0]~q\ & (!\bi_latched[7][0]~q\ & !\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\)) # (!\bi_latched[5][0]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\) # (!\bi_latched[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][0]~q\,
	datab => \bi_latched[7][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~35\);

-- Location: FF_X59_Y26_N23
\g_radix4_2:1:u_radix4_2|b2i_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~q\);

-- Location: LCCOMB_X67_Y26_N22
\yi_sync[1][-1]~245\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][-1]~245_combout\ = ((\g_radix4_2:1:u_radix4_2|b0i_latched[-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b2i_latched[-1]~q\ $ (!\yi_sync[1][-2]~244\)))) # (GND)
-- \yi_sync[1][-1]~246\ = CARRY((\g_radix4_2:1:u_radix4_2|b0i_latched[-1]~q\ & ((\g_radix4_2:1:u_radix4_2|b2i_latched[-1]~q\) # (!\yi_sync[1][-2]~244\))) # (!\g_radix4_2:1:u_radix4_2|b0i_latched[-1]~q\ & (\g_radix4_2:1:u_radix4_2|b2i_latched[-1]~q\ & 
-- !\yi_sync[1][-2]~244\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~q\,
	datad => VCC,
	cin => \yi_sync[1][-2]~244\,
	combout => \yi_sync[1][-1]~245_combout\,
	cout => \yi_sync[1][-1]~246\);

-- Location: LCCOMB_X63_Y26_N30
\g_radix4_2:1:u_radix4_2|b0i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0i_latched[0]~36_combout\ = \bi_latched[4][0]~q\ $ (\bi_latched[6][0]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0i_latched[-1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[4][0]~q\,
	datab => \bi_latched[6][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b0i_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b0i_latched[0]~36_combout\);

-- Location: FF_X63_Y26_N31
\g_radix4_2:1:u_radix4_2|b0i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0i_latched\(0));

-- Location: LCCOMB_X59_Y26_N24
\g_radix4_2:1:u_radix4_2|b2i_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2i_latched[0]~36_combout\ = \bi_latched[5][0]~q\ $ (\g_radix4_2:1:u_radix4_2|b2i_latched[-1]~35\ $ (!\bi_latched[7][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \bi_latched[5][0]~q\,
	datad => \bi_latched[7][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b2i_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b2i_latched[0]~36_combout\);

-- Location: FF_X59_Y26_N25
\g_radix4_2:1:u_radix4_2|b2i_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2i_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2i_latched\(0));

-- Location: LCCOMB_X67_Y26_N24
\yi_sync[1][0]~247\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yi_sync[1][0]~247_combout\ = \g_radix4_2:1:u_radix4_2|b0i_latched\(0) $ (\yi_sync[1][-1]~246\ $ (\g_radix4_2:1:u_radix4_2|b2i_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0i_latched\(0),
	datad => \g_radix4_2:1:u_radix4_2|b2i_latched\(0),
	cin => \yi_sync[1][-1]~246\,
	combout => \yi_sync[1][0]~247_combout\);

-- Location: DSPMULT_X68_Y26_N0
\Mult3|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X68_Y26_N2
\Mult3|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X55_Y27_N2
\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\ = CARRY((\br_latched[5][-11]~q\ & \br_latched[7][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-11]~q\,
	datab => \br_latched[7][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\);

-- Location: LCCOMB_X55_Y27_N4
\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~14_combout\ = (\br_latched[7][-10]~q\ & ((\br_latched[5][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\ & VCC)) # (!\br_latched[5][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\)))) 
-- # (!\br_latched[7][-10]~q\ & ((\br_latched[5][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[5][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\ = CARRY((\br_latched[7][-10]~q\ & (!\br_latched[5][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\)) # (!\br_latched[7][-10]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\) # 
-- (!\br_latched[5][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-10]~q\,
	datab => \br_latched[5][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\);

-- Location: FF_X55_Y27_N5
\g_radix4_2:1:u_radix4_2|b2r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~q\);

-- Location: LCCOMB_X56_Y27_N0
\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\ & \br_latched[6][-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a32\,
	datab => \br_latched[6][-11]~q\,
	datad => VCC,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\);

-- Location: LCCOMB_X56_Y27_N2
\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~14_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[6][-10]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\ & VCC)) # 
-- (!\br_latched[6][-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((\br_latched[6][-10]~q\ & 
-- (!\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\)) # (!\br_latched[6][-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & (!\br_latched[6][-10]~q\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\ & ((!\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\) # (!\br_latched[6][-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a31\,
	datab => \br_latched[6][-10]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~13_cout\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~14_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\);

-- Location: FF_X56_Y27_N3
\g_radix4_2:1:u_radix4_2|b0r_latched[-11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~q\);

-- Location: LCCOMB_X63_Y27_N6
\yr_sync[1][-11]~242\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-11]~242_combout\ = (\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~q\ $ (VCC))) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~q\ & VCC))
-- \yr_sync[1][-11]~243\ = CARRY((\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~q\ & \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~q\,
	datad => VCC,
	combout => \yr_sync[1][-11]~242_combout\,
	cout => \yr_sync[1][-11]~243\);

-- Location: LCCOMB_X56_Y27_N4
\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~16_combout\ = ((\br_latched[6][-9]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ $ (!\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\ = CARRY((\br_latched[6][-9]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\))) # (!\br_latched[6][-9]~q\ 
-- & (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-9]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a30\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\);

-- Location: FF_X56_Y27_N5
\g_radix4_2:1:u_radix4_2|b0r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\);

-- Location: LCCOMB_X55_Y27_N6
\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~16_combout\ = ((\br_latched[7][-9]~q\ $ (\br_latched[5][-9]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\ = CARRY((\br_latched[7][-9]~q\ & ((\br_latched[5][-9]~q\) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\))) # (!\br_latched[7][-9]~q\ & (\br_latched[5][-9]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-9]~q\,
	datab => \br_latched[5][-9]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-11]~15\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~16_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\);

-- Location: FF_X55_Y27_N7
\g_radix4_2:1:u_radix4_2|b2r_latched[-10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\);

-- Location: LCCOMB_X63_Y27_N8
\yr_sync[1][-10]~244\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-10]~244_combout\ = (\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\ & (\yr_sync[1][-11]~243\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\ & (!\yr_sync[1][-11]~243\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\ & (!\yr_sync[1][-11]~243\)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\ & ((\yr_sync[1][-11]~243\) # (GND)))))
-- \yr_sync[1][-10]~245\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\ & !\yr_sync[1][-11]~243\)) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\ & ((!\yr_sync[1][-11]~243\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~q\,
	datad => VCC,
	cin => \yr_sync[1][-11]~243\,
	combout => \yr_sync[1][-10]~244_combout\,
	cout => \yr_sync[1][-10]~245\);

-- Location: LCCOMB_X56_Y27_N6
\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~18_combout\ = (\br_latched[6][-8]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\)))) # (!\br_latched[6][-8]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & 
-- ((\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\ = CARRY((\br_latched[6][-8]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\)) # (!\br_latched[6][-8]~q\ & 
-- ((!\g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-8]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a29\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\);

-- Location: FF_X56_Y27_N7
\g_radix4_2:1:u_radix4_2|b0r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~q\);

-- Location: LCCOMB_X55_Y27_N8
\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~18_combout\ = (\br_latched[7][-8]~q\ & ((\br_latched[5][-8]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\ & VCC)) # (!\br_latched[5][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\)))) # 
-- (!\br_latched[7][-8]~q\ & ((\br_latched[5][-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[5][-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\ = CARRY((\br_latched[7][-8]~q\ & (!\br_latched[5][-8]~q\ & !\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\)) # (!\br_latched[7][-8]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\) # 
-- (!\br_latched[5][-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-8]~q\,
	datab => \br_latched[5][-8]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-10]~17\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~18_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\);

-- Location: FF_X55_Y27_N9
\g_radix4_2:1:u_radix4_2|b2r_latched[-9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~q\);

-- Location: LCCOMB_X63_Y27_N10
\yr_sync[1][-9]~246\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-9]~246_combout\ = ((\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~q\ $ (\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~q\ $ (!\yr_sync[1][-10]~245\)))) # (GND)
-- \yr_sync[1][-9]~247\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~q\) # (!\yr_sync[1][-10]~245\))) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~q\ & 
-- !\yr_sync[1][-10]~245\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~q\,
	datad => VCC,
	cin => \yr_sync[1][-10]~245\,
	combout => \yr_sync[1][-9]~246_combout\,
	cout => \yr_sync[1][-9]~247\);

-- Location: LCCOMB_X56_Y27_N8
\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~20_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ $ (\br_latched[6][-7]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & ((\br_latched[6][-7]~q\) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\ & (\br_latched[6][-7]~q\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a28\,
	datab => \br_latched[6][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\);

-- Location: FF_X56_Y27_N9
\g_radix4_2:1:u_radix4_2|b0r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\);

-- Location: LCCOMB_X55_Y27_N10
\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~20_combout\ = ((\br_latched[7][-7]~q\ $ (\br_latched[5][-7]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\ = CARRY((\br_latched[7][-7]~q\ & ((\br_latched[5][-7]~q\) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\))) # (!\br_latched[7][-7]~q\ & (\br_latched[5][-7]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-7]~q\,
	datab => \br_latched[5][-7]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-9]~19\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~20_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\);

-- Location: FF_X55_Y27_N11
\g_radix4_2:1:u_radix4_2|b2r_latched[-8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\);

-- Location: LCCOMB_X63_Y27_N12
\yr_sync[1][-8]~248\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-8]~248_combout\ = (\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\ & (\yr_sync[1][-9]~247\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\ & (!\yr_sync[1][-9]~247\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\ & (!\yr_sync[1][-9]~247\)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\ & ((\yr_sync[1][-9]~247\) # (GND)))))
-- \yr_sync[1][-8]~249\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\ & !\yr_sync[1][-9]~247\)) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\ & ((!\yr_sync[1][-9]~247\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[1][-9]~247\,
	combout => \yr_sync[1][-8]~248_combout\,
	cout => \yr_sync[1][-8]~249\);

-- Location: LCCOMB_X55_Y27_N12
\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~22_combout\ = (\br_latched[5][-6]~q\ & ((\br_latched[7][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\ & VCC)) # (!\br_latched[7][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\)))) # 
-- (!\br_latched[5][-6]~q\ & ((\br_latched[7][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[7][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\ = CARRY((\br_latched[5][-6]~q\ & (!\br_latched[7][-6]~q\ & !\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\)) # (!\br_latched[5][-6]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\) # 
-- (!\br_latched[7][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-6]~q\,
	datab => \br_latched[7][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\);

-- Location: FF_X55_Y27_N13
\g_radix4_2:1:u_radix4_2|b2r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~q\);

-- Location: LCCOMB_X56_Y27_N10
\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~22_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((\br_latched[6][-6]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\ & VCC)) # 
-- (!\br_latched[6][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((\br_latched[6][-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\)) # 
-- (!\br_latched[6][-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & (!\br_latched[6][-6]~q\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\ & ((!\g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\) # (!\br_latched[6][-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a27\,
	datab => \br_latched[6][-6]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-8]~21\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~22_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\);

-- Location: FF_X56_Y27_N11
\g_radix4_2:1:u_radix4_2|b0r_latched[-7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~q\);

-- Location: LCCOMB_X63_Y27_N14
\yr_sync[1][-7]~250\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-7]~250_combout\ = ((\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~q\ $ (\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~q\ $ (!\yr_sync[1][-8]~249\)))) # (GND)
-- \yr_sync[1][-7]~251\ = CARRY((\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~q\) # (!\yr_sync[1][-8]~249\))) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~q\ & 
-- !\yr_sync[1][-8]~249\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[1][-8]~249\,
	combout => \yr_sync[1][-7]~250_combout\,
	cout => \yr_sync[1][-7]~251\);

-- Location: LCCOMB_X55_Y27_N14
\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~24_combout\ = ((\br_latched[5][-5]~q\ $ (\br_latched[7][-5]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\ = CARRY((\br_latched[5][-5]~q\ & ((\br_latched[7][-5]~q\) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\))) # (!\br_latched[5][-5]~q\ & (\br_latched[7][-5]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-5]~q\,
	datab => \br_latched[7][-5]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\);

-- Location: FF_X55_Y27_N15
\g_radix4_2:1:u_radix4_2|b2r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\);

-- Location: LCCOMB_X56_Y27_N12
\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~24_combout\ = ((\br_latched[6][-5]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ $ (!\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\ = CARRY((\br_latched[6][-5]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\))) # (!\br_latched[6][-5]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-5]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a26\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-7]~23\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~24_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\);

-- Location: FF_X56_Y27_N13
\g_radix4_2:1:u_radix4_2|b0r_latched[-6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\);

-- Location: LCCOMB_X63_Y27_N16
\yr_sync[1][-6]~252\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-6]~252_combout\ = (\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\ & (\yr_sync[1][-7]~251\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\ & (!\yr_sync[1][-7]~251\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\ & (!\yr_sync[1][-7]~251\)) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\ & ((\yr_sync[1][-7]~251\) # (GND)))))
-- \yr_sync[1][-6]~253\ = CARRY((\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\ & !\yr_sync[1][-7]~251\)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\ & ((!\yr_sync[1][-7]~251\) # 
-- (!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \yr_sync[1][-7]~251\,
	combout => \yr_sync[1][-6]~252_combout\,
	cout => \yr_sync[1][-6]~253\);

-- Location: LCCOMB_X55_Y27_N16
\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~26_combout\ = (\br_latched[7][-4]~q\ & ((\br_latched[5][-4]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\ & VCC)) # (!\br_latched[5][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\)))) # 
-- (!\br_latched[7][-4]~q\ & ((\br_latched[5][-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[5][-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\ = CARRY((\br_latched[7][-4]~q\ & (!\br_latched[5][-4]~q\ & !\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\)) # (!\br_latched[7][-4]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\) # 
-- (!\br_latched[5][-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-4]~q\,
	datab => \br_latched[5][-4]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\);

-- Location: FF_X55_Y27_N17
\g_radix4_2:1:u_radix4_2|b2r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~q\);

-- Location: LCCOMB_X56_Y27_N14
\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~26_combout\ = (\br_latched[6][-4]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\)))) # (!\br_latched[6][-4]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & 
-- ((\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\ = CARRY((\br_latched[6][-4]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\)) # (!\br_latched[6][-4]~q\ & 
-- ((!\g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-4]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a25\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-6]~25\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~26_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\);

-- Location: FF_X56_Y27_N15
\g_radix4_2:1:u_radix4_2|b0r_latched[-5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~q\);

-- Location: LCCOMB_X63_Y27_N18
\yr_sync[1][-5]~254\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-5]~254_combout\ = ((\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~q\ $ (\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~q\ $ (!\yr_sync[1][-6]~253\)))) # (GND)
-- \yr_sync[1][-5]~255\ = CARRY((\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~q\) # (!\yr_sync[1][-6]~253\))) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~q\ & 
-- !\yr_sync[1][-6]~253\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \yr_sync[1][-6]~253\,
	combout => \yr_sync[1][-5]~254_combout\,
	cout => \yr_sync[1][-5]~255\);

-- Location: LCCOMB_X56_Y27_N16
\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~28_combout\ = ((\br_latched[6][-3]~q\ $ (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ $ (!\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\ = CARRY((\br_latched[6][-3]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\))) # (!\br_latched[6][-3]~q\ & 
-- (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][-3]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a24\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\);

-- Location: FF_X56_Y27_N17
\g_radix4_2:1:u_radix4_2|b0r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\);

-- Location: LCCOMB_X55_Y27_N18
\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~28_combout\ = ((\br_latched[5][-3]~q\ $ (\br_latched[7][-3]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\ = CARRY((\br_latched[5][-3]~q\ & ((\br_latched[7][-3]~q\) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\))) # (!\br_latched[5][-3]~q\ & (\br_latched[7][-3]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-3]~q\,
	datab => \br_latched[7][-3]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-5]~27\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~28_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\);

-- Location: FF_X55_Y27_N19
\g_radix4_2:1:u_radix4_2|b2r_latched[-4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\);

-- Location: LCCOMB_X63_Y27_N20
\yr_sync[1][-4]~256\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-4]~256_combout\ = (\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\ & (\yr_sync[1][-5]~255\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\ & (!\yr_sync[1][-5]~255\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\ & (!\yr_sync[1][-5]~255\)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\ & ((\yr_sync[1][-5]~255\) # (GND)))))
-- \yr_sync[1][-4]~257\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\ & !\yr_sync[1][-5]~255\)) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\ & ((!\yr_sync[1][-5]~255\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[1][-5]~255\,
	combout => \yr_sync[1][-4]~256_combout\,
	cout => \yr_sync[1][-4]~257\);

-- Location: LCCOMB_X56_Y27_N18
\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~30_combout\ = (\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[6][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\ & VCC)) # 
-- (!\br_latched[6][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\)))) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((\br_latched[6][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\)) # 
-- (!\br_latched[6][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & (!\br_latched[6][-2]~q\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\ & ((!\g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\) # (!\br_latched[6][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a23\,
	datab => \br_latched[6][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\);

-- Location: FF_X56_Y27_N19
\g_radix4_2:1:u_radix4_2|b0r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~q\);

-- Location: LCCOMB_X55_Y27_N20
\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~30_combout\ = (\br_latched[5][-2]~q\ & ((\br_latched[7][-2]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\ & VCC)) # (!\br_latched[7][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\)))) # 
-- (!\br_latched[5][-2]~q\ & ((\br_latched[7][-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[7][-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\ = CARRY((\br_latched[5][-2]~q\ & (!\br_latched[7][-2]~q\ & !\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\)) # (!\br_latched[5][-2]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\) # 
-- (!\br_latched[7][-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[5][-2]~q\,
	datab => \br_latched[7][-2]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-4]~29\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~30_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\);

-- Location: FF_X55_Y27_N21
\g_radix4_2:1:u_radix4_2|b2r_latched[-3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~q\);

-- Location: LCCOMB_X63_Y27_N22
\yr_sync[1][-3]~258\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-3]~258_combout\ = ((\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~q\ $ (\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~q\ $ (!\yr_sync[1][-4]~257\)))) # (GND)
-- \yr_sync[1][-3]~259\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~q\) # (!\yr_sync[1][-4]~257\))) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~q\ & 
-- !\yr_sync[1][-4]~257\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[1][-4]~257\,
	combout => \yr_sync[1][-3]~258_combout\,
	cout => \yr_sync[1][-3]~259\);

-- Location: LCCOMB_X56_Y27_N20
\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~32_combout\ = ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ $ (\br_latched[6][-1]~q\ $ (!\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\ = CARRY((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & ((\br_latched[6][-1]~q\) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\))) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (\br_latched[6][-1]~q\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datab => \br_latched[6][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\);

-- Location: FF_X56_Y27_N21
\g_radix4_2:1:u_radix4_2|b0r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\);

-- Location: LCCOMB_X55_Y27_N22
\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~32_combout\ = ((\br_latched[7][-1]~q\ $ (\br_latched[5][-1]~q\ $ (!\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\)))) # (GND)
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\ = CARRY((\br_latched[7][-1]~q\ & ((\br_latched[5][-1]~q\) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\))) # (!\br_latched[7][-1]~q\ & (\br_latched[5][-1]~q\ & 
-- !\g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][-1]~q\,
	datab => \br_latched[5][-1]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-3]~31\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~32_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\);

-- Location: FF_X55_Y27_N23
\g_radix4_2:1:u_radix4_2|b2r_latched[-2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\);

-- Location: LCCOMB_X63_Y27_N24
\yr_sync[1][-2]~260\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-2]~260_combout\ = (\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\ & (\yr_sync[1][-3]~259\ & VCC)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[1][-3]~259\)))) # 
-- (!\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[1][-3]~259\)) # (!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\ & ((\yr_sync[1][-3]~259\) # (GND)))))
-- \yr_sync[1][-2]~261\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\ & !\yr_sync[1][-3]~259\)) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\ & ((!\yr_sync[1][-3]~259\) # 
-- (!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[1][-3]~259\,
	combout => \yr_sync[1][-2]~260_combout\,
	cout => \yr_sync[1][-2]~261\);

-- Location: LCCOMB_X56_Y27_N22
\g_radix4_2:1:u_radix4_2|b0r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~34_combout\ = (\br_latched[6][0]~q\ & ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\ & VCC)) # 
-- (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\)))) # (!\br_latched[6][0]~q\ & 
-- ((\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & (!\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\)) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & 
-- ((\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~35\ = CARRY((\br_latched[6][0]~q\ & (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ & !\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\)) # (!\br_latched[6][0]~q\ & 
-- ((!\g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\) # (!\g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[6][0]~q\,
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~35\);

-- Location: FF_X56_Y27_N23
\g_radix4_2:1:u_radix4_2|b0r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~q\);

-- Location: LCCOMB_X55_Y27_N24
\g_radix4_2:1:u_radix4_2|b2r_latched[-1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~34_combout\ = (\br_latched[7][0]~q\ & ((\br_latched[5][0]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\ & VCC)) # (!\br_latched[5][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\)))) # 
-- (!\br_latched[7][0]~q\ & ((\br_latched[5][0]~q\ & (!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[5][0]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\) # (GND)))))
-- \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~35\ = CARRY((\br_latched[7][0]~q\ & (!\br_latched[5][0]~q\ & !\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\)) # (!\br_latched[7][0]~q\ & ((!\g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\) # (!\br_latched[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \br_latched[7][0]~q\,
	datab => \br_latched[5][0]~q\,
	datad => VCC,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-2]~33\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~34_combout\,
	cout => \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~35\);

-- Location: FF_X55_Y27_N25
\g_radix4_2:1:u_radix4_2|b2r_latched[-1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~q\);

-- Location: LCCOMB_X63_Y27_N26
\yr_sync[1][-1]~262\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][-1]~262_combout\ = ((\g_radix4_2:1:u_radix4_2|b0r_latched[-1]~q\ $ (\g_radix4_2:1:u_radix4_2|b2r_latched[-1]~q\ $ (!\yr_sync[1][-2]~261\)))) # (GND)
-- \yr_sync[1][-1]~263\ = CARRY((\g_radix4_2:1:u_radix4_2|b0r_latched[-1]~q\ & ((\g_radix4_2:1:u_radix4_2|b2r_latched[-1]~q\) # (!\yr_sync[1][-2]~261\))) # (!\g_radix4_2:1:u_radix4_2|b0r_latched[-1]~q\ & (\g_radix4_2:1:u_radix4_2|b2r_latched[-1]~q\ & 
-- !\yr_sync[1][-2]~261\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~q\,
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[1][-2]~261\,
	combout => \yr_sync[1][-1]~262_combout\,
	cout => \yr_sync[1][-1]~263\);

-- Location: LCCOMB_X55_Y27_N26
\g_radix4_2:1:u_radix4_2|b2r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b2r_latched[0]~36_combout\ = \br_latched[5][0]~q\ $ (\g_radix4_2:1:u_radix4_2|b2r_latched[-1]~35\ $ (!\br_latched[7][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \br_latched[5][0]~q\,
	datad => \br_latched[7][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b2r_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b2r_latched[0]~36_combout\);

-- Location: FF_X55_Y27_N27
\g_radix4_2:1:u_radix4_2|b2r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b2r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b2r_latched\(0));

-- Location: LCCOMB_X56_Y27_N24
\g_radix4_2:1:u_radix4_2|b0r_latched[0]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \g_radix4_2:1:u_radix4_2|b0r_latched[0]~36_combout\ = \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\ $ (\g_radix4_2:1:u_radix4_2|b0r_latched[-1]~35\ $ (!\br_latched[6][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_NEDA_block1:0:g_NEDA_block2:2:u_neda|sub_w0_rtl_0|auto_generated|altsyncram4|ram_block5a22\,
	datad => \br_latched[6][0]~q\,
	cin => \g_radix4_2:1:u_radix4_2|b0r_latched[-1]~35\,
	combout => \g_radix4_2:1:u_radix4_2|b0r_latched[0]~36_combout\);

-- Location: FF_X56_Y27_N25
\g_radix4_2:1:u_radix4_2|b0r_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \g_radix4_2:1:u_radix4_2|b0r_latched[0]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \g_radix4_2:1:u_radix4_2|b0r_latched\(0));

-- Location: LCCOMB_X63_Y27_N28
\yr_sync[1][0]~264\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[1][0]~264_combout\ = \g_radix4_2:1:u_radix4_2|b2r_latched\(0) $ (\yr_sync[1][-1]~263\ $ (\g_radix4_2:1:u_radix4_2|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \g_radix4_2:1:u_radix4_2|b2r_latched\(0),
	datad => \g_radix4_2:1:u_radix4_2|b0r_latched\(0),
	cin => \yr_sync[1][-1]~263\,
	combout => \yr_sync[1][0]~264_combout\);

-- Location: DSPMULT_X68_Y27_N0
\Mult2|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X68_Y27_N2
\Mult2|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X69_Y26_N2
\Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (\yi_sqr[1][-11]\ & (\yr_sqr[1][-11]\ $ (VCC))) # (!\yi_sqr[1][-11]\ & (\yr_sqr[1][-11]\ & VCC))
-- \Add1~1\ = CARRY((\yi_sqr[1][-11]\ & \yr_sqr[1][-11]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[1][-11]\,
	datab => \yr_sqr[1][-11]\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X69_Y26_N4
\Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\yr_sqr[1][-10]\ & ((\yi_sqr[1][-10]\ & (\Add1~1\ & VCC)) # (!\yi_sqr[1][-10]\ & (!\Add1~1\)))) # (!\yr_sqr[1][-10]\ & ((\yi_sqr[1][-10]\ & (!\Add1~1\)) # (!\yi_sqr[1][-10]\ & ((\Add1~1\) # (GND)))))
-- \Add1~3\ = CARRY((\yr_sqr[1][-10]\ & (!\yi_sqr[1][-10]\ & !\Add1~1\)) # (!\yr_sqr[1][-10]\ & ((!\Add1~1\) # (!\yi_sqr[1][-10]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[1][-10]\,
	datab => \yi_sqr[1][-10]\,
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X69_Y26_N6
\Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = ((\yr_sqr[1][-9]\ $ (\yi_sqr[1][-9]\ $ (!\Add1~3\)))) # (GND)
-- \Add1~5\ = CARRY((\yr_sqr[1][-9]\ & ((\yi_sqr[1][-9]\) # (!\Add1~3\))) # (!\yr_sqr[1][-9]\ & (\yi_sqr[1][-9]\ & !\Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[1][-9]\,
	datab => \yi_sqr[1][-9]\,
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X69_Y26_N8
\Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (\yr_sqr[1][-8]\ & ((\yi_sqr[1][-8]\ & (\Add1~5\ & VCC)) # (!\yi_sqr[1][-8]\ & (!\Add1~5\)))) # (!\yr_sqr[1][-8]\ & ((\yi_sqr[1][-8]\ & (!\Add1~5\)) # (!\yi_sqr[1][-8]\ & ((\Add1~5\) # (GND)))))
-- \Add1~7\ = CARRY((\yr_sqr[1][-8]\ & (!\yi_sqr[1][-8]\ & !\Add1~5\)) # (!\yr_sqr[1][-8]\ & ((!\Add1~5\) # (!\yi_sqr[1][-8]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[1][-8]\,
	datab => \yi_sqr[1][-8]\,
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X69_Y26_N10
\Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = ((\yi_sqr[1][-7]\ $ (\yr_sqr[1][-7]\ $ (!\Add1~7\)))) # (GND)
-- \Add1~9\ = CARRY((\yi_sqr[1][-7]\ & ((\yr_sqr[1][-7]\) # (!\Add1~7\))) # (!\yi_sqr[1][-7]\ & (\yr_sqr[1][-7]\ & !\Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[1][-7]\,
	datab => \yr_sqr[1][-7]\,
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X69_Y26_N12
\Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (\yr_sqr[1][-6]\ & ((\yi_sqr[1][-6]\ & (\Add1~9\ & VCC)) # (!\yi_sqr[1][-6]\ & (!\Add1~9\)))) # (!\yr_sqr[1][-6]\ & ((\yi_sqr[1][-6]\ & (!\Add1~9\)) # (!\yi_sqr[1][-6]\ & ((\Add1~9\) # (GND)))))
-- \Add1~11\ = CARRY((\yr_sqr[1][-6]\ & (!\yi_sqr[1][-6]\ & !\Add1~9\)) # (!\yr_sqr[1][-6]\ & ((!\Add1~9\) # (!\yi_sqr[1][-6]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[1][-6]\,
	datab => \yi_sqr[1][-6]\,
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X69_Y26_N14
\Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = ((\yi_sqr[1][-5]\ $ (\yr_sqr[1][-5]\ $ (!\Add1~11\)))) # (GND)
-- \Add1~13\ = CARRY((\yi_sqr[1][-5]\ & ((\yr_sqr[1][-5]\) # (!\Add1~11\))) # (!\yi_sqr[1][-5]\ & (\yr_sqr[1][-5]\ & !\Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[1][-5]\,
	datab => \yr_sqr[1][-5]\,
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X69_Y26_N16
\Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (\yi_sqr[1][-4]\ & ((\yr_sqr[1][-4]\ & (\Add1~13\ & VCC)) # (!\yr_sqr[1][-4]\ & (!\Add1~13\)))) # (!\yi_sqr[1][-4]\ & ((\yr_sqr[1][-4]\ & (!\Add1~13\)) # (!\yr_sqr[1][-4]\ & ((\Add1~13\) # (GND)))))
-- \Add1~15\ = CARRY((\yi_sqr[1][-4]\ & (!\yr_sqr[1][-4]\ & !\Add1~13\)) # (!\yi_sqr[1][-4]\ & ((!\Add1~13\) # (!\yr_sqr[1][-4]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[1][-4]\,
	datab => \yr_sqr[1][-4]\,
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X69_Y26_N18
\Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = ((\yr_sqr[1][-3]\ $ (\yi_sqr[1][-3]\ $ (!\Add1~15\)))) # (GND)
-- \Add1~17\ = CARRY((\yr_sqr[1][-3]\ & ((\yi_sqr[1][-3]\) # (!\Add1~15\))) # (!\yr_sqr[1][-3]\ & (\yi_sqr[1][-3]\ & !\Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[1][-3]\,
	datab => \yi_sqr[1][-3]\,
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCCOMB_X69_Y26_N20
\Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (\yr_sqr[1][-2]\ & ((\yi_sqr[1][-2]\ & (\Add1~17\ & VCC)) # (!\yi_sqr[1][-2]\ & (!\Add1~17\)))) # (!\yr_sqr[1][-2]\ & ((\yi_sqr[1][-2]\ & (!\Add1~17\)) # (!\yi_sqr[1][-2]\ & ((\Add1~17\) # (GND)))))
-- \Add1~19\ = CARRY((\yr_sqr[1][-2]\ & (!\yi_sqr[1][-2]\ & !\Add1~17\)) # (!\yr_sqr[1][-2]\ & ((!\Add1~17\) # (!\yi_sqr[1][-2]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yr_sqr[1][-2]\,
	datab => \yi_sqr[1][-2]\,
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCCOMB_X69_Y26_N22
\Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = ((\yi_sqr[1][-1]\ $ (\yr_sqr[1][-1]\ $ (!\Add1~19\)))) # (GND)
-- \Add1~21\ = CARRY((\yi_sqr[1][-1]\ & ((\yr_sqr[1][-1]\) # (!\Add1~19\))) # (!\yi_sqr[1][-1]\ & (\yr_sqr[1][-1]\ & !\Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[1][-1]\,
	datab => \yr_sqr[1][-1]\,
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: LCCOMB_X69_Y26_N24
\Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (\yi_sqr[1][0]\ & ((\yr_sqr[1][0]\ & (\Add1~21\ & VCC)) # (!\yr_sqr[1][0]\ & (!\Add1~21\)))) # (!\yi_sqr[1][0]\ & ((\yr_sqr[1][0]\ & (!\Add1~21\)) # (!\yr_sqr[1][0]\ & ((\Add1~21\) # (GND)))))
-- \Add1~23\ = CARRY((\yi_sqr[1][0]\ & (!\yr_sqr[1][0]\ & !\Add1~21\)) # (!\yi_sqr[1][0]\ & ((!\Add1~21\) # (!\yr_sqr[1][0]\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \yi_sqr[1][0]\,
	datab => \yr_sqr[1][0]\,
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: LCCOMB_X69_Y26_N26
\Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = \yi_sqr[1][0]\ $ (\Add1~23\ $ (\yr_sqr[1][0]\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \yi_sqr[1][0]\,
	datad => \yr_sqr[1][0]\,
	cin => \Add1~23\,
	combout => \Add1~24_combout\);

-- Location: LCCOMB_X70_Y26_N0
\result~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~66_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~0_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~0_combout\,
	combout => \result~66_combout\);

-- Location: FF_X70_Y26_N1
\z[1][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-11]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N6
\result~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~67_combout\ = (\Add1~2_combout\ & ((\Add1~24_combout\) # (\Add1~22_combout\))) # (!\Add1~2_combout\ & (\Add1~24_combout\ & \Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~2_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~22_combout\,
	combout => \result~67_combout\);

-- Location: FF_X70_Y26_N7
\z[1][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-10]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N4
\result~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~68_combout\ = (\Add1~4_combout\ & ((\Add1~24_combout\) # (\Add1~22_combout\))) # (!\Add1~4_combout\ & (\Add1~24_combout\ & \Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~4_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~22_combout\,
	combout => \result~68_combout\);

-- Location: FF_X70_Y26_N5
\z[1][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-9]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N2
\result~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~69_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~6_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~6_combout\,
	combout => \result~69_combout\);

-- Location: FF_X70_Y26_N3
\z[1][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-8]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N28
\result~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~70_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~8_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~8_combout\,
	combout => \result~70_combout\);

-- Location: FF_X70_Y26_N29
\z[1][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-7]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N14
\result~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~71_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~10_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~10_combout\,
	combout => \result~71_combout\);

-- Location: FF_X70_Y26_N15
\z[1][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-6]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N24
\result~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~72_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~12_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~12_combout\,
	combout => \result~72_combout\);

-- Location: FF_X70_Y26_N25
\z[1][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-5]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N22
\result~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~73_combout\ = (\Add1~24_combout\ & ((\Add1~14_combout\) # (\Add1~22_combout\))) # (!\Add1~24_combout\ & (\Add1~14_combout\ & \Add1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~24_combout\,
	datac => \Add1~14_combout\,
	datad => \Add1~22_combout\,
	combout => \result~73_combout\);

-- Location: FF_X70_Y26_N23
\z[1][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-4]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N16
\result~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~74_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~16_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~16_combout\,
	combout => \result~74_combout\);

-- Location: FF_X70_Y26_N17
\z[1][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-3]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N30
\result~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~75_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~18_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~18_combout\,
	combout => \result~75_combout\);

-- Location: FF_X70_Y26_N31
\z[1][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-2]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N12
\result~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \result~76_combout\ = (\Add1~22_combout\ & ((\Add1~24_combout\) # (\Add1~20_combout\))) # (!\Add1~22_combout\ & (\Add1~24_combout\ & \Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~22_combout\,
	datac => \Add1~24_combout\,
	datad => \Add1~20_combout\,
	combout => \result~76_combout\);

-- Location: FF_X70_Y26_N13
\z[1][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \result~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][-1]~reg0_q\);

-- Location: LCCOMB_X70_Y26_N10
\z[1][0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[1][0]~6_combout\ = !\Add1~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~24_combout\,
	combout => \z[1][0]~6_combout\);

-- Location: FF_X70_Y26_N11
\z[1][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[1][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[1][0]~reg0_q\);

-- Location: LCCOMB_X29_Y19_N2
\yr_sync[0][-11]~267\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-11]~267_cout\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-11]~q\ & \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-11]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-11]~q\,
	datad => VCC,
	cout => \yr_sync[0][-11]~267_cout\);

-- Location: LCCOMB_X29_Y19_N4
\yr_sync[0][-11]~268\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-11]~268_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & (\yr_sync[0][-11]~267_cout\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & (!\yr_sync[0][-11]~267_cout\)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & (!\yr_sync[0][-11]~267_cout\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & ((\yr_sync[0][-11]~267_cout\) # (GND)))))
-- \yr_sync[0][-11]~269\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\ & !\yr_sync[0][-11]~267_cout\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\ & ((!\yr_sync[0][-11]~267_cout\) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-10]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-10]~q\,
	datad => VCC,
	cin => \yr_sync[0][-11]~267_cout\,
	combout => \yr_sync[0][-11]~268_combout\,
	cout => \yr_sync[0][-11]~269\);

-- Location: LCCOMB_X29_Y19_N6
\yr_sync[0][-10]~270\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-10]~270_combout\ = ((\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\ $ (\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\ $ (!\yr_sync[0][-11]~269\)))) # (GND)
-- \yr_sync[0][-10]~271\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\) # (!\yr_sync[0][-11]~269\))) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\ & (\g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\ & 
-- !\yr_sync[0][-11]~269\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-9]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-9]~q\,
	datad => VCC,
	cin => \yr_sync[0][-11]~269\,
	combout => \yr_sync[0][-10]~270_combout\,
	cout => \yr_sync[0][-10]~271\);

-- Location: LCCOMB_X29_Y19_N8
\yr_sync[0][-9]~272\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-9]~272_combout\ = (\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & (\yr_sync[0][-10]~271\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & (!\yr_sync[0][-10]~271\)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & (!\yr_sync[0][-10]~271\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & ((\yr_sync[0][-10]~271\) # (GND)))))
-- \yr_sync[0][-9]~273\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\ & !\yr_sync[0][-10]~271\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\ & ((!\yr_sync[0][-10]~271\) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-8]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-8]~q\,
	datad => VCC,
	cin => \yr_sync[0][-10]~271\,
	combout => \yr_sync[0][-9]~272_combout\,
	cout => \yr_sync[0][-9]~273\);

-- Location: LCCOMB_X29_Y19_N10
\yr_sync[0][-8]~274\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-8]~274_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\ $ (!\yr_sync[0][-9]~273\)))) # (GND)
-- \yr_sync[0][-8]~275\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\) # (!\yr_sync[0][-9]~273\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\ & 
-- !\yr_sync[0][-9]~273\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-7]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-7]~q\,
	datad => VCC,
	cin => \yr_sync[0][-9]~273\,
	combout => \yr_sync[0][-8]~274_combout\,
	cout => \yr_sync[0][-8]~275\);

-- Location: LCCOMB_X29_Y19_N12
\yr_sync[0][-7]~276\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-7]~276_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & (\yr_sync[0][-8]~275\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & (!\yr_sync[0][-8]~275\)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & (!\yr_sync[0][-8]~275\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & ((\yr_sync[0][-8]~275\) # (GND)))))
-- \yr_sync[0][-7]~277\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\ & !\yr_sync[0][-8]~275\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\ & ((!\yr_sync[0][-8]~275\) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-6]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-6]~q\,
	datad => VCC,
	cin => \yr_sync[0][-8]~275\,
	combout => \yr_sync[0][-7]~276_combout\,
	cout => \yr_sync[0][-7]~277\);

-- Location: LCCOMB_X29_Y19_N14
\yr_sync[0][-6]~278\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-6]~278_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\ $ (!\yr_sync[0][-7]~277\)))) # (GND)
-- \yr_sync[0][-6]~279\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\) # (!\yr_sync[0][-7]~277\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\ & 
-- !\yr_sync[0][-7]~277\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-5]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-5]~q\,
	datad => VCC,
	cin => \yr_sync[0][-7]~277\,
	combout => \yr_sync[0][-6]~278_combout\,
	cout => \yr_sync[0][-6]~279\);

-- Location: LCCOMB_X29_Y19_N16
\yr_sync[0][-5]~280\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-5]~280_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & (\yr_sync[0][-6]~279\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & (!\yr_sync[0][-6]~279\)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & (!\yr_sync[0][-6]~279\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & ((\yr_sync[0][-6]~279\) # (GND)))))
-- \yr_sync[0][-5]~281\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\ & !\yr_sync[0][-6]~279\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\ & ((!\yr_sync[0][-6]~279\) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-4]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-4]~q\,
	datad => VCC,
	cin => \yr_sync[0][-6]~279\,
	combout => \yr_sync[0][-5]~280_combout\,
	cout => \yr_sync[0][-5]~281\);

-- Location: LCCOMB_X29_Y19_N18
\yr_sync[0][-4]~282\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-4]~282_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\ $ (!\yr_sync[0][-5]~281\)))) # (GND)
-- \yr_sync[0][-4]~283\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\) # (!\yr_sync[0][-5]~281\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\ & 
-- !\yr_sync[0][-5]~281\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-3]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-3]~q\,
	datad => VCC,
	cin => \yr_sync[0][-5]~281\,
	combout => \yr_sync[0][-4]~282_combout\,
	cout => \yr_sync[0][-4]~283\);

-- Location: LCCOMB_X29_Y19_N20
\yr_sync[0][-3]~284\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-3]~284_combout\ = (\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & (\yr_sync[0][-4]~283\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[0][-4]~283\)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & ((\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & (!\yr_sync[0][-4]~283\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & ((\yr_sync[0][-4]~283\) # (GND)))))
-- \yr_sync[0][-3]~285\ = CARRY((\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\ & !\yr_sync[0][-4]~283\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\ & ((!\yr_sync[0][-4]~283\) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b0r_latched[-2]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b2r_latched[-2]~q\,
	datad => VCC,
	cin => \yr_sync[0][-4]~283\,
	combout => \yr_sync[0][-3]~284_combout\,
	cout => \yr_sync[0][-3]~285\);

-- Location: LCCOMB_X29_Y19_N22
\yr_sync[0][-2]~286\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-2]~286_combout\ = ((\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ $ (\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\ $ (!\yr_sync[0][-3]~285\)))) # (GND)
-- \yr_sync[0][-2]~287\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ & ((\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\) # (!\yr_sync[0][-3]~285\))) # (!\g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\ & (\g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\ & 
-- !\yr_sync[0][-3]~285\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched[-1]~q\,
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched[-1]~q\,
	datad => VCC,
	cin => \yr_sync[0][-3]~285\,
	combout => \yr_sync[0][-2]~286_combout\,
	cout => \yr_sync[0][-2]~287\);

-- Location: LCCOMB_X29_Y19_N24
\yr_sync[0][-1]~288\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][-1]~288_combout\ = (\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & ((\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & (\yr_sync[0][-2]~287\ & VCC)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & (!\yr_sync[0][-2]~287\)))) # 
-- (!\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & ((\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & (!\yr_sync[0][-2]~287\)) # (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & ((\yr_sync[0][-2]~287\) # (GND)))))
-- \yr_sync[0][-1]~289\ = CARRY((\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0) & !\yr_sync[0][-2]~287\)) # (!\g_radix4_2:0:u_radix4_2|b2r_latched\(0) & ((!\yr_sync[0][-2]~287\) # 
-- (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched\(0),
	datab => \g_radix4_2:0:u_radix4_2|b0r_latched\(0),
	datad => VCC,
	cin => \yr_sync[0][-2]~287\,
	combout => \yr_sync[0][-1]~288_combout\,
	cout => \yr_sync[0][-1]~289\);

-- Location: LCCOMB_X29_Y19_N26
\yr_sync[0][0]~290\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \yr_sync[0][0]~290_combout\ = \g_radix4_2:0:u_radix4_2|b2r_latched\(0) $ (\yr_sync[0][-1]~289\ $ (!\g_radix4_2:0:u_radix4_2|b0r_latched\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \g_radix4_2:0:u_radix4_2|b2r_latched\(0),
	datad => \g_radix4_2:0:u_radix4_2|b0r_latched\(0),
	cin => \yr_sync[0][-1]~289\,
	combout => \yr_sync[0][0]~290_combout\);

-- Location: DSPMULT_X28_Y19_N0
\Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y19_N2
\Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X23_Y15_N20
\z[0][-11]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-11]~reg0feeder_combout\ = \yr_sqr[0][-11]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[0][-11]\,
	combout => \z[0][-11]~reg0feeder_combout\);

-- Location: FF_X23_Y15_N21
\z[0][-11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-11]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-11]~reg0_q\);

-- Location: LCCOMB_X24_Y11_N28
\z[0][-10]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-10]~reg0feeder_combout\ = \yr_sqr[0][-10]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[0][-10]\,
	combout => \z[0][-10]~reg0feeder_combout\);

-- Location: FF_X24_Y11_N29
\z[0][-10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-10]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-10]~reg0_q\);

-- Location: LCCOMB_X27_Y19_N8
\z[0][-9]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-9]~reg0feeder_combout\ = \yr_sqr[0][-9]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-9]\,
	combout => \z[0][-9]~reg0feeder_combout\);

-- Location: FF_X27_Y19_N9
\z[0][-9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-9]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-9]~reg0_q\);

-- Location: LCCOMB_X20_Y15_N20
\z[0][-8]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-8]~reg0feeder_combout\ = \yr_sqr[0][-8]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-8]\,
	combout => \z[0][-8]~reg0feeder_combout\);

-- Location: FF_X20_Y15_N21
\z[0][-8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-8]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-8]~reg0_q\);

-- Location: LCCOMB_X29_Y15_N24
\z[0][-7]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-7]~reg0feeder_combout\ = \yr_sqr[0][-7]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[0][-7]\,
	combout => \z[0][-7]~reg0feeder_combout\);

-- Location: FF_X29_Y15_N25
\z[0][-7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-7]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-7]~reg0_q\);

-- Location: LCCOMB_X29_Y19_N28
\z[0][-6]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-6]~reg0feeder_combout\ = \yr_sqr[0][-6]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-6]\,
	combout => \z[0][-6]~reg0feeder_combout\);

-- Location: FF_X29_Y19_N29
\z[0][-6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-6]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-6]~reg0_q\);

-- Location: LCCOMB_X24_Y4_N0
\z[0][-5]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-5]~reg0feeder_combout\ = \yr_sqr[0][-5]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-5]\,
	combout => \z[0][-5]~reg0feeder_combout\);

-- Location: FF_X24_Y4_N1
\z[0][-5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-5]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-5]~reg0_q\);

-- Location: LCCOMB_X26_Y15_N0
\z[0][-4]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-4]~reg0feeder_combout\ = \yr_sqr[0][-4]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-4]\,
	combout => \z[0][-4]~reg0feeder_combout\);

-- Location: FF_X26_Y15_N1
\z[0][-4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-4]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-4]~reg0_q\);

-- Location: LCCOMB_X26_Y4_N24
\z[0][-3]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-3]~reg0feeder_combout\ = \yr_sqr[0][-3]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-3]\,
	combout => \z[0][-3]~reg0feeder_combout\);

-- Location: FF_X26_Y4_N25
\z[0][-3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-3]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-3]~reg0_q\);

-- Location: LCCOMB_X21_Y8_N16
\z[0][-2]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-2]~reg0feeder_combout\ = \yr_sqr[0][-2]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-2]\,
	combout => \z[0][-2]~reg0feeder_combout\);

-- Location: FF_X21_Y8_N17
\z[0][-2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-2]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-2]~reg0_q\);

-- Location: LCCOMB_X25_Y4_N4
\z[0][-1]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][-1]~reg0feeder_combout\ = \yr_sqr[0][-1]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \yr_sqr[0][-1]\,
	combout => \z[0][-1]~reg0feeder_combout\);

-- Location: FF_X25_Y4_N5
\z[0][-1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][-1]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][-1]~reg0_q\);

-- Location: LCCOMB_X25_Y15_N16
\z[0][0]~reg0feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \z[0][0]~reg0feeder_combout\ = \yr_sqr[0][0]\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \yr_sqr[0][0]\,
	combout => \z[0][0]~reg0feeder_combout\);

-- Location: FF_X25_Y15_N17
\z[0][0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \z[0][0]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \z[0][0]~reg0_q\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_z(8)(-11) <= \z[8][-11]~output_o\;

ww_z(8)(-10) <= \z[8][-10]~output_o\;

ww_z(8)(-9) <= \z[8][-9]~output_o\;

ww_z(8)(-8) <= \z[8][-8]~output_o\;

ww_z(8)(-7) <= \z[8][-7]~output_o\;

ww_z(8)(-6) <= \z[8][-6]~output_o\;

ww_z(8)(-5) <= \z[8][-5]~output_o\;

ww_z(8)(-4) <= \z[8][-4]~output_o\;

ww_z(8)(-3) <= \z[8][-3]~output_o\;

ww_z(8)(-2) <= \z[8][-2]~output_o\;

ww_z(8)(-1) <= \z[8][-1]~output_o\;

ww_z(8)(0) <= \z[8][0]~output_o\;

ww_z(7)(-11) <= \z[7][-11]~output_o\;

ww_z(7)(-10) <= \z[7][-10]~output_o\;

ww_z(7)(-9) <= \z[7][-9]~output_o\;

ww_z(7)(-8) <= \z[7][-8]~output_o\;

ww_z(7)(-7) <= \z[7][-7]~output_o\;

ww_z(7)(-6) <= \z[7][-6]~output_o\;

ww_z(7)(-5) <= \z[7][-5]~output_o\;

ww_z(7)(-4) <= \z[7][-4]~output_o\;

ww_z(7)(-3) <= \z[7][-3]~output_o\;

ww_z(7)(-2) <= \z[7][-2]~output_o\;

ww_z(7)(-1) <= \z[7][-1]~output_o\;

ww_z(7)(0) <= \z[7][0]~output_o\;

ww_z(6)(-11) <= \z[6][-11]~output_o\;

ww_z(6)(-10) <= \z[6][-10]~output_o\;

ww_z(6)(-9) <= \z[6][-9]~output_o\;

ww_z(6)(-8) <= \z[6][-8]~output_o\;

ww_z(6)(-7) <= \z[6][-7]~output_o\;

ww_z(6)(-6) <= \z[6][-6]~output_o\;

ww_z(6)(-5) <= \z[6][-5]~output_o\;

ww_z(6)(-4) <= \z[6][-4]~output_o\;

ww_z(6)(-3) <= \z[6][-3]~output_o\;

ww_z(6)(-2) <= \z[6][-2]~output_o\;

ww_z(6)(-1) <= \z[6][-1]~output_o\;

ww_z(6)(0) <= \z[6][0]~output_o\;

ww_z(5)(-11) <= \z[5][-11]~output_o\;

ww_z(5)(-10) <= \z[5][-10]~output_o\;

ww_z(5)(-9) <= \z[5][-9]~output_o\;

ww_z(5)(-8) <= \z[5][-8]~output_o\;

ww_z(5)(-7) <= \z[5][-7]~output_o\;

ww_z(5)(-6) <= \z[5][-6]~output_o\;

ww_z(5)(-5) <= \z[5][-5]~output_o\;

ww_z(5)(-4) <= \z[5][-4]~output_o\;

ww_z(5)(-3) <= \z[5][-3]~output_o\;

ww_z(5)(-2) <= \z[5][-2]~output_o\;

ww_z(5)(-1) <= \z[5][-1]~output_o\;

ww_z(5)(0) <= \z[5][0]~output_o\;

ww_z(4)(-11) <= \z[4][-11]~output_o\;

ww_z(4)(-10) <= \z[4][-10]~output_o\;

ww_z(4)(-9) <= \z[4][-9]~output_o\;

ww_z(4)(-8) <= \z[4][-8]~output_o\;

ww_z(4)(-7) <= \z[4][-7]~output_o\;

ww_z(4)(-6) <= \z[4][-6]~output_o\;

ww_z(4)(-5) <= \z[4][-5]~output_o\;

ww_z(4)(-4) <= \z[4][-4]~output_o\;

ww_z(4)(-3) <= \z[4][-3]~output_o\;

ww_z(4)(-2) <= \z[4][-2]~output_o\;

ww_z(4)(-1) <= \z[4][-1]~output_o\;

ww_z(4)(0) <= \z[4][0]~output_o\;

ww_z(3)(-11) <= \z[3][-11]~output_o\;

ww_z(3)(-10) <= \z[3][-10]~output_o\;

ww_z(3)(-9) <= \z[3][-9]~output_o\;

ww_z(3)(-8) <= \z[3][-8]~output_o\;

ww_z(3)(-7) <= \z[3][-7]~output_o\;

ww_z(3)(-6) <= \z[3][-6]~output_o\;

ww_z(3)(-5) <= \z[3][-5]~output_o\;

ww_z(3)(-4) <= \z[3][-4]~output_o\;

ww_z(3)(-3) <= \z[3][-3]~output_o\;

ww_z(3)(-2) <= \z[3][-2]~output_o\;

ww_z(3)(-1) <= \z[3][-1]~output_o\;

ww_z(3)(0) <= \z[3][0]~output_o\;

ww_z(2)(-11) <= \z[2][-11]~output_o\;

ww_z(2)(-10) <= \z[2][-10]~output_o\;

ww_z(2)(-9) <= \z[2][-9]~output_o\;

ww_z(2)(-8) <= \z[2][-8]~output_o\;

ww_z(2)(-7) <= \z[2][-7]~output_o\;

ww_z(2)(-6) <= \z[2][-6]~output_o\;

ww_z(2)(-5) <= \z[2][-5]~output_o\;

ww_z(2)(-4) <= \z[2][-4]~output_o\;

ww_z(2)(-3) <= \z[2][-3]~output_o\;

ww_z(2)(-2) <= \z[2][-2]~output_o\;

ww_z(2)(-1) <= \z[2][-1]~output_o\;

ww_z(2)(0) <= \z[2][0]~output_o\;

ww_z(1)(-11) <= \z[1][-11]~output_o\;

ww_z(1)(-10) <= \z[1][-10]~output_o\;

ww_z(1)(-9) <= \z[1][-9]~output_o\;

ww_z(1)(-8) <= \z[1][-8]~output_o\;

ww_z(1)(-7) <= \z[1][-7]~output_o\;

ww_z(1)(-6) <= \z[1][-6]~output_o\;

ww_z(1)(-5) <= \z[1][-5]~output_o\;

ww_z(1)(-4) <= \z[1][-4]~output_o\;

ww_z(1)(-3) <= \z[1][-3]~output_o\;

ww_z(1)(-2) <= \z[1][-2]~output_o\;

ww_z(1)(-1) <= \z[1][-1]~output_o\;

ww_z(1)(0) <= \z[1][0]~output_o\;

ww_z(0)(-11) <= \z[0][-11]~output_o\;

ww_z(0)(-10) <= \z[0][-10]~output_o\;

ww_z(0)(-9) <= \z[0][-9]~output_o\;

ww_z(0)(-8) <= \z[0][-8]~output_o\;

ww_z(0)(-7) <= \z[0][-7]~output_o\;

ww_z(0)(-6) <= \z[0][-6]~output_o\;

ww_z(0)(-5) <= \z[0][-5]~output_o\;

ww_z(0)(-4) <= \z[0][-4]~output_o\;

ww_z(0)(-3) <= \z[0][-3]~output_o\;

ww_z(0)(-2) <= \z[0][-2]~output_o\;

ww_z(0)(-1) <= \z[0][-1]~output_o\;

ww_z(0)(0) <= \z[0][0]~output_o\;
END structure;


