

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Nov 30 22:59:46 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        softmax_proj.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.232 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   516229|  38532229| 5.162 ms | 0.385 sec |  516229|  38532229|   none  |
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+----------+----------+-----------+--------+----------+---------+
        |                          |               |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
        |         Instance         |     Module    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
        +--------------------------+---------------+---------+----------+----------+-----------+--------+----------+---------+
        |grp_softmax_128_s_fu_111  |softmax_128_s  |   515842|  38531842| 5.158 ms | 0.385 sec |  515842|  38531842|   none  |
        +--------------------------+---------------+---------+----------+----------+-----------+--------+----------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         1|          -|          -|   128|    no    |
        |- Loop 2  |      256|      256|         2|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     58|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|     19|    3056|   4976|    0|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        -|      -|      30|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|     19|    3086|   5172|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      8|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+------+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+---------------+---------+-------+------+------+-----+
    |grp_softmax_128_s_fu_111  |softmax_128_s  |        1|     19|  3056|  4976|    0|
    +--------------------------+---------------+---------+-------+------+------+-----+
    |Total                     |               |        1|     19|  3056|  4976|    0|
    +--------------------------+---------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |input1_U  |softmax_128_s_eulbkb  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |output_U  |softmax_128_s_eulbkb  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|   256|   64|     2|         8192|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_140_p2        |     +    |      0|  0|  15|           8|           1|
    |i_fu_123_p2          |     +    |      0|  0|  15|           8|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_117_p2  |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln23_fu_134_p2  |   icmp   |      0|  0|  13|           8|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  58|          33|          21|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |i1_0_reg_100       |   9|          2|    8|         16|
    |i_0_reg_89         |   9|          2|    8|         16|
    |input1_address0    |  15|          3|    7|         21|
    |input1_ce0         |  15|          3|    1|          3|
    |output_address0    |  15|          3|    7|         21|
    |output_ce0         |  15|          3|    1|          3|
    |output_we0         |   9|          2|    1|          2|
    |strm_in_a_V_blk_n  |   9|          2|    1|          2|
    |strm_out_V_blk_n   |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 138|         28|   36|         92|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  5|   0|    5|          0|
    |grp_softmax_128_s_fu_111_ap_start_reg  |  1|   0|    1|          0|
    |i1_0_reg_100                           |  8|   0|    8|          0|
    |i_0_reg_89                             |  8|   0|    8|          0|
    |i_1_reg_162                            |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 30|   0|   30|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_a_V_dout     |  in |   32|   ap_fifo  |  strm_in_a_V |    pointer   |
|strm_in_a_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_a_V |    pointer   |
|strm_in_a_V_read     | out |    1|   ap_fifo  |  strm_in_a_V |    pointer   |
|strm_out_V_din       | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n    |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write     | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

