/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2023 NXP
 */

#ifndef S32CC_GPR_NVMEM_H
#define S32CC_GPR_NVMEM_H

#define S32CC_GPR_DDR_PMU_IRQ_OFFSET		(0x0)
#define S32CC_GPR_GMAC0_PHY_INTF_SEL_OFFSET	(0x1)

#define S32CC_GPR_CELL_SIZE			(0x4)

#endif
