--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.560ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X70Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.683ns (-0.257 - -0.940)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y67.AMUX    Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X70Y67.DX      net (fanout=19)       0.199   RX_SELECT
    SLICE_X70Y67.CLK     Tdick                 0.058   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.317ns logic, 0.199ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/orSof (SLICE_X34Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/orSof (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.742 - 0.784)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof to SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof
    SLICE_X34Y64.AX      net (fanout=4)        4.856   SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof
    SLICE_X34Y64.CLK     Tdick                 0.136   SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (0.527ns logic, 4.856ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/memVal (SLICE_X44Y58.A3), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/memVal (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8 to SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AMUX    Tshcko                0.488   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8
    SLICE_X32Y58.A1      net (fanout=1)        2.257   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<8>
    SLICE_X32Y58.BMUX    Topab                 0.497   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_lut<4>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
    SLICE_X44Y58.A3      net (fanout=1)        1.058   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
    SLICE_X44Y58.CLK     Tas                   0.289   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.274ns logic, 3.315ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/memVal (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8 to SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AMUX    Tshcko                0.488   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8
    SLICE_X32Y58.A1      net (fanout=1)        2.257   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<8>
    SLICE_X32Y58.BMUX    Topab                 0.487   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_lutdi4
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
    SLICE_X44Y58.A3      net (fanout=1)        1.058   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
    SLICE_X44Y58.CLK     Tas                   0.289   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.264ns logic, 3.315ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_6 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/memVal (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_6 to SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.CQ      Tcko                  0.447   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_6
    SLICE_X32Y57.D1      net (fanout=1)        2.080   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen<6>
    SLICE_X32Y57.COUT    Topcyd                0.274   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_lutdi3
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<3>
    SLICE_X32Y58.CIN     net (fanout=1)        0.003   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<3>
    SLICE_X32Y58.BMUX    Tcinb                 0.268   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
    SLICE_X44Y58.A3      net (fanout=1)        1.058   SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_n0305_cy<5>
    SLICE_X44Y58.CLK     Tas                   0.289   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.278ns logic, 3.141ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAMB16_X1Y6.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.109 - 0.113)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6 to SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.CQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<7>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6
    RAMB16_X1Y6.ADDRB9   net (fanout=5)        0.146   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<6>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAMB16_X1Y6.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.109 - 0.113)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8 to SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.AQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_8
    RAMB16_X1Y6.ADDRB11  net (fanout=5)        0.239   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<8>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.134ns logic, 0.239ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAMB16_X1Y6.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3 (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.109 - 0.112)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3 to SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.DQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<3>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3
    RAMB16_X1Y6.ADDRB6   net (fanout=5)        0.242   SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr<3>
    RAMB16_X1Y6.CLKB     Trckc_ADDRB (-Th)     0.066   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.134ns logic, 0.242ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 138562 paths analyzed, 16916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.664ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1 (SLICE_X48Y160.C4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_0 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.577 - 1.804)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_0 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y120.AQ     Tcko                  0.391   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_0
    SLICE_X47Y125.A4     net (fanout=2)        0.880   rbcp_reg/regX9BData<0>
    SLICE_X47Y125.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X45Y133.B4     net (fanout=1)        0.957   N24
    SLICE_X45Y133.B      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X48Y160.C4     net (fanout=24)       3.683   DRS_CALREAD
    SLICE_X48Y160.CLK    Tas                   0.373   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n04302_G
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n04302
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.856ns (1.336ns logic, 5.520ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.577 - 1.804)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_1 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y120.BQ     Tcko                  0.391   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_1
    SLICE_X47Y125.A1     net (fanout=2)        0.875   rbcp_reg/regX9BData<1>
    SLICE_X47Y125.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X45Y133.B4     net (fanout=1)        0.957   N24
    SLICE_X45Y133.B      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X48Y160.C4     net (fanout=24)       3.683   DRS_CALREAD
    SLICE_X48Y160.CLK    Tas                   0.373   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n04302_G
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n04302
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.336ns logic, 5.515ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_4 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.577 - 1.804)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_4 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y119.AQ     Tcko                  0.391   rbcp_reg/regX9BData<7>
                                                       rbcp_reg/regX9BData_4
    SLICE_X47Y125.A5     net (fanout=2)        0.839   rbcp_reg/regX9BData<4>
    SLICE_X47Y125.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X45Y133.B4     net (fanout=1)        0.957   N24
    SLICE_X45Y133.B      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X48Y160.C4     net (fanout=24)       3.683   DRS_CALREAD
    SLICE_X48Y160.CLK    Tas                   0.373   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n04302_G
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n04302
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (1.336ns logic, 5.479ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1 (SLICE_X62Y146.CX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9CData_1 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.318ns (1.549 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9CData_1 to DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y130.BQ     Tcko                  0.391   rbcp_reg/regX9CData<3>
                                                       rbcp_reg/regX9CData_1
    SLICE_X49Y134.D2     net (fanout=10)       1.179   rbcp_reg/regX9CData<1>
    SLICE_X49Y134.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/dfifo_din<2>
                                                       DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagA2_SW0
    SLICE_X69Y144.A6     net (fanout=8)        3.530   N272
    SLICE_X69Y144.A      Tilo                  0.259   DRS_READ_GEN[5].drs_read_i/dfifo_din<8>
                                                       DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA2
    SLICE_X62Y146.CX     net (fanout=2)        0.942   DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA_mmx_out
    SLICE_X62Y146.CLK    Tdick                 0.176   DRS_READ_GEN[5].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[5].drs_read_i/Mmux__n04302
                                                       DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.085ns logic, 5.651ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9CData_2 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.318ns (1.549 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9CData_2 to DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y130.CQ     Tcko                  0.391   rbcp_reg/regX9CData<3>
                                                       rbcp_reg/regX9CData_2
    SLICE_X49Y134.D3     net (fanout=10)       1.071   rbcp_reg/regX9CData<2>
    SLICE_X49Y134.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/dfifo_din<2>
                                                       DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagA2_SW0
    SLICE_X69Y144.A6     net (fanout=8)        3.530   N272
    SLICE_X69Y144.A      Tilo                  0.259   DRS_READ_GEN[5].drs_read_i/dfifo_din<8>
                                                       DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA2
    SLICE_X62Y146.CX     net (fanout=2)        0.942   DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA_mmx_out
    SLICE_X62Y146.CLK    Tdick                 0.176   DRS_READ_GEN[5].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[5].drs_read_i/Mmux__n04302
                                                       DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.628ns (1.085ns logic, 5.543ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9CData_0 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.318ns (1.549 - 1.867)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9CData_0 to DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y130.AQ     Tcko                  0.391   rbcp_reg/regX9CData<3>
                                                       rbcp_reg/regX9CData_0
    SLICE_X49Y134.D5     net (fanout=10)       0.962   rbcp_reg/regX9CData<0>
    SLICE_X49Y134.D      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/dfifo_din<2>
                                                       DRS_READ_GEN[7].drs_read_i/drs_stoppos_flagA2_SW0
    SLICE_X69Y144.A6     net (fanout=8)        3.530   N272
    SLICE_X69Y144.A      Tilo                  0.259   DRS_READ_GEN[5].drs_read_i/dfifo_din<8>
                                                       DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA2
    SLICE_X62Y146.CX     net (fanout=2)        0.942   DRS_READ_GEN[5].drs_read_i/drs_stoppos_flagA_mmx_out
    SLICE_X62Y146.CLK    Tdick                 0.176   DRS_READ_GEN[5].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[5].drs_read_i/Mmux__n04302
                                                       DRS_READ_GEN[5].drs_read_i/drs_rdaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.519ns (1.085ns logic, 5.434ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (SLICE_X48Y160.B4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_0 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.577 - 1.804)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_0 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y120.AQ     Tcko                  0.391   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_0
    SLICE_X47Y125.A4     net (fanout=2)        0.880   rbcp_reg/regX9BData<0>
    SLICE_X47Y125.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X45Y133.B4     net (fanout=1)        0.957   N24
    SLICE_X45Y133.B      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X48Y160.B4     net (fanout=24)       3.685   DRS_CALREAD
    SLICE_X48Y160.CLK    Tas                   0.289   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n043041
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (1.252ns logic, 5.522ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.577 - 1.804)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_1 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y120.BQ     Tcko                  0.391   rbcp_reg/regX9BData<3>
                                                       rbcp_reg/regX9BData_1
    SLICE_X47Y125.A1     net (fanout=2)        0.875   rbcp_reg/regX9BData<1>
    SLICE_X47Y125.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X45Y133.B4     net (fanout=1)        0.957   N24
    SLICE_X45Y133.B      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X48Y160.B4     net (fanout=24)       3.685   DRS_CALREAD
    SLICE_X48Y160.CLK    Tas                   0.289   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n043041
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (1.252ns logic, 5.517ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX9BData_4 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.227ns (1.577 - 1.804)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX9BData_4 to DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y119.AQ     Tcko                  0.391   rbcp_reg/regX9BData<7>
                                                       rbcp_reg/regX9BData_4
    SLICE_X47Y125.A5     net (fanout=2)        0.839   rbcp_reg/regX9BData<4>
    SLICE_X47Y125.AMUX   Tilo                  0.313   DRS_READ_GEN[0].drs_read_i/cascade_tag_buf<28>
                                                       DRS_CALREAD<7>_SW0
    SLICE_X45Y133.B4     net (fanout=1)        0.957   N24
    SLICE_X45Y133.B      Tilo                  0.259   DRS_READ_GEN[7].drs_read_i/drs_rdaddr<3>
                                                       DRS_CALREAD<7>
    SLICE_X48Y160.B4     net (fanout=24)       3.685   DRS_CALREAD
    SLICE_X48Y160.CLK    Tas                   0.289   DRS_READ_GEN[4].drs_read_i/drs_rdaddr<1>
                                                       DRS_READ_GEN[4].drs_read_i/Mmux__n043041
                                                       DRS_READ_GEN[4].drs_read_i/drs_rdaddr_3
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (1.252ns logic, 5.481ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X6Y115.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (1.033 - 0.845)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y114.CQ      Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X6Y115.BX      net (fanout=1)        0.194   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<10>
    SLICE_X6Y115.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.246ns logic, 0.194ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X87Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.978 - 0.786)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y131.AQ     Tcko                  0.198   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X87Y130.AX     net (fanout=1)        0.189   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X87Y130.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X87Y130.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.978 - 0.786)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y131.CQ     Tcko                  0.198   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X87Y130.DX     net (fanout=1)        0.190   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>
    SLICE_X87Y130.CLK    Tckdi       (-Th)    -0.059   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y52.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y50.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y52.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.277ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X32Y123.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.081ns (Levels of Logic = 0)
  Clock Path Skew:      -0.223ns (1.618 - 1.841)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X32Y123.SR     net (fanout=930)      2.423   rst_sync
    SLICE_X32Y123.CLK    Trck                  0.211   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.658ns logic, 2.423ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X32Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y123.AQ     Tcko                  0.447   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X32Y123.A6     net (fanout=2)        0.124   int_clk_33m_90
    SLICE_X32Y123.CLK    Tas                   0.289   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.736ns logic, 0.124ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X32Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y123.AQ     Tcko                  0.234   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X32Y123.A6     net (fanout=2)        0.022   int_clk_33m_90
    SLICE_X32Y123.CLK    Tah         (-Th)    -0.197   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.431ns logic, 0.022ns route)
                                                       (95.1% logic, 4.9% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X32Y123.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      1.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.982 - 0.780)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X32Y123.SR     net (fanout=930)      1.550   rst_sync
    SLICE_X32Y123.CLK    Tremck      (-Th)    -0.085   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.319ns logic, 1.550ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142487 paths analyzed, 27797 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.481ns.
--------------------------------------------------------------------------------

Paths for end point analog_trigger/trigl1_resynchbuf (SLICE_X52Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/trigl1_resynchbuf (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.964ns (Levels of Logic = 0)
  Clock Path Skew:      -0.268ns (1.573 - 1.841)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/trigl1_resynchbuf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X52Y65.SR      net (fanout=930)      6.306   rst_sync
    SLICE_X52Y65.CLK     Trck                  0.211   analog_trigger/trigl1_resynchbuf
                                                       analog_trigger/trigl1_resynchbuf
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (0.658ns logic, 6.306ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/TIMER/msTim_9 (SLICE_X10Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          SiTCP/TIMER/msTim_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.022ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (1.649 - 1.841)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to SiTCP/TIMER/msTim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X10Y50.SR      net (fanout=930)      6.332   rst_sync
    SLICE_X10Y50.CLK     Trck                  0.243   SiTCP/TIMER/msTim<10>
                                                       SiTCP/TIMER/msTim_9
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (0.690ns logic, 6.332ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point RX_RST_2ND (SLICE_X70Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          RX_RST_2ND (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.911ns (Levels of Logic = 0)
  Clock Path Skew:      -0.301ns (1.540 - 1.841)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to RX_RST_2ND
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X70Y70.SR      net (fanout=930)      6.253   rst_sync
    SLICE_X70Y70.CLK     Trck                  0.211   RX_RST_2ND
                                                       RX_RST_2ND
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (0.658ns logic, 6.253ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X60Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.918 - 0.727)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y108.BQ     Tcko                  0.198   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X60Y109.BX     net (fanout=1)        0.194   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X60Y109.CLK    Tckdi       (-Th)    -0.048   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.246ns logic, 0.194ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11 (SLICE_X75Y121.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11 (FF)
  Destination:          DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.925 - 0.736)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11 to DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y121.CQ     Tcko                  0.234   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11
    SLICE_X75Y121.D5     net (fanout=1)        0.056   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<11>
    SLICE_X75Y121.CLK    Tah         (-Th)    -0.155   DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<11>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<11>_rt
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.389ns logic, 0.056ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X18Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.980 - 0.785)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.AQ     Tcko                  0.198   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X18Y131.AX     net (fanout=1)        0.208   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X18Y131.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.246ns logic, 0.208ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.839ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_0 (SLICE_X47Y189.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TR[0].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.473ns (2.100 - 1.627)
  Source Clock:         adc_ioclk rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TR[0].IDDR2_AD9222 to adc_ddrout0_ir_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X18Y175.Q4    Tickq                 1.220   adc_ddrout1<0>
                                                       ADC_IF_GEN_TR[0].IDDR2_AD9222
    SLICE_X47Y189.AX     net (fanout=1)        3.994   adc_ddrout0<0>
    SLICE_X47Y189.CLK    Tdick                 0.063   adc_ddrout0_ir<3>
                                                       adc_ddrout0_ir_0
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.283ns logic, 3.994ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_datreg_26 (SLICE_X19Y181.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_datreg_24 (FF)
  Destination:          adc_datreg_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.731 - 0.764)
  Source Clock:         adc_dco rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_datreg_24 to adc_datreg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y175.CQ     Tcko                  0.447   adc_datreg_36
                                                       adc_datreg_24
    SLICE_X19Y181.CX     net (fanout=2)        4.230   adc_datreg_24
    SLICE_X19Y181.CLK    Tdick                 0.063   adc_datreg_26
                                                       adc_datreg_26
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (0.510ns logic, 4.230ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_dat_ir4_37 (SLICE_X15Y172.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync_shift3 (FF)
  Destination:          adc_dat_ir4_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.279 - 0.264)
  Source Clock:         adc_dco rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync_shift3 to adc_dat_ir4_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y167.CMUX   Tshcko                0.461   adc_dat_ir4<83>
                                                       rst_sync_shift3
    SLICE_X15Y172.C6     net (fanout=96)       3.998   rst_sync_shift3
    SLICE_X15Y172.CLK    Tas                   0.322   adc_dat_ir4<38>
                                                       adc_dat_ir4_3711
                                                       adc_dat_ir4_37
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.783ns logic, 3.998ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_5 (SLICE_X20Y188.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.836ns (1.724 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout0_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q4    Tickq                 0.591   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X20Y188.BX     net (fanout=1)        0.305   adc_ddrout0<5>
    SLICE_X20Y188.CLK    Tckdi       (-Th)    -0.041   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.632ns logic, 0.305ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_7 (SLICE_X20Y188.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.836ns (1.724 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout0_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q4    Tickq                 0.591   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X20Y188.DX     net (fanout=1)        0.316   adc_ddrout0<7>
    SLICE_X20Y188.CLK    Tckdi       (-Th)    -0.041   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.632ns logic, 0.316ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_6 (SLICE_X20Y188.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.836ns (1.724 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout0_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q4     Tickq                 0.591   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X20Y188.CX     net (fanout=1)        0.328   adc_ddrout0<6>
    SLICE_X20Y188.CLK    Tckdi       (-Th)    -0.041   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.632ns logic, 0.328ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<47>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA/CLK
  Location pin: SLICE_X8Y161.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<47>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1/CLK
  Location pin: SLICE_X8Y161.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.404ns.
--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_13 (SLICE_X24Y105.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_5 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_5 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.AQ     Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_5
    SLICE_X24Y100.B2     net (fanout=2)        1.083   scb/scb_tpext_width_c<5>
    SLICE_X24Y100.COUT   Topcyb                0.380   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<1>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.331   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.677ns logic, 5.529ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_9 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.144 - 0.152)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_9 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.AQ     Tcko                  0.447   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_9
    SLICE_X24Y100.D6     net (fanout=2)        0.920   scb/scb_tpext_width_c<9>
    SLICE_X24Y100.COUT   Topcyd                0.261   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.331   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      6.924ns (1.558ns logic, 5.366ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_6 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_6 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.BQ     Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_6
    SLICE_X24Y100.C4     net (fanout=2)        0.898   scb/scb_tpext_width_c<6>
    SLICE_X24Y100.COUT   Topcyc                0.277   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.331   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (1.574ns logic, 5.344ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_15 (SLICE_X24Y105.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_5 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_5 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.AQ     Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_5
    SLICE_X24Y100.B2     net (fanout=2)        1.083   scb/scb_tpext_width_c<5>
    SLICE_X24Y100.COUT   Topcyb                0.380   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<1>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.295   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (1.641ns logic, 5.529ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_9 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.144 - 0.152)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_9 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.AQ     Tcko                  0.447   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_9
    SLICE_X24Y100.D6     net (fanout=2)        0.920   scb/scb_tpext_width_c<9>
    SLICE_X24Y100.COUT   Topcyd                0.261   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.295   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (1.522ns logic, 5.366ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_6 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_6 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.BQ     Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_6
    SLICE_X24Y100.C4     net (fanout=2)        0.898   scb/scb_tpext_width_c<6>
    SLICE_X24Y100.COUT   Topcyc                0.277   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.295   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      6.882ns (1.538ns logic, 5.344ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_14 (SLICE_X24Y105.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     92.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_5 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      7.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_5 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.AQ     Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_5
    SLICE_X24Y100.B2     net (fanout=2)        1.083   scb/scb_tpext_width_c<5>
    SLICE_X24Y100.COUT   Topcyb                0.380   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<1>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.276   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      7.151ns (1.622ns logic, 5.529ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_9 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.144 - 0.152)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_9 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.AQ     Tcko                  0.447   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_9
    SLICE_X24Y100.D6     net (fanout=2)        0.920   scb/scb_tpext_width_c<9>
    SLICE_X24Y100.COUT   Topcyd                0.261   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.276   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.503ns logic, 5.366ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     92.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_6 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_6 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y103.BQ     Tcko                  0.447   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_6
    SLICE_X24Y100.C4     net (fanout=2)        0.898   scb/scb_tpext_width_c<6>
    SLICE_X24Y100.COUT   Topcyc                0.277   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.CIN    net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X24Y101.BMUX   Tcinb                 0.268   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X50Y93.B3      net (fanout=3)        1.985   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X50Y93.BMUX    Tilo                  0.251   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X24Y105.CE     net (fanout=5)        2.458   scb/_n1696_inv
    SLICE_X24Y105.CLK    Tceck                 0.276   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (1.519ns logic, 5.344ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pps_ir2 (SLICE_X87Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_ir1 (FF)
  Destination:          pps_ir2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pps_ir1 to pps_ir2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y72.CQ      Tcko                  0.198   pps_ir2
                                                       pps_ir1
    SLICE_X87Y72.DX      net (fanout=34)       0.166   pps_ir1
    SLICE_X87Y72.CLK     Tckdi       (-Th)    -0.059   pps_ir2
                                                       pps_ir2
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.257ns logic, 0.166ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X53Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y110.AQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X53Y110.A6     net (fanout=2)        0.025   drs_refclkTenM
    SLICE_X53Y110.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X68Y102.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y102.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X68Y102.D6     net (fanout=2)        0.022   drs_refclkTenM_c<7>
    SLICE_X68Y102.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drs_refclkTenM_c<3>/CLK
  Logical resource: drs_refclkTenM_c_0/CK
  Location pin: SLICE_X68Y101.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: drs_refclkTenM_c<3>/SR
  Logical resource: drs_refclkTenM_c_0/SR
  Location pin: SLICE_X68Y101.SR
  Clock network: rst_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.921ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y97.B4      net (fanout=595)      2.487   rst_read_sync
    SLICE_X68Y97.BMUX    Tilo                  0.251   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X66Y97.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X66Y97.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (0.913ns logic, 3.008ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.CQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X68Y97.B2      net (fanout=4)        1.899   rbcp_reg/regXCDData<6>
    SLICE_X68Y97.BMUX    Tilo                  0.251   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X66Y97.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X66Y97.CLK     Trck                  0.215   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (0.874ns logic, 2.420ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.049ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.450ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y97.B4      net (fanout=595)      2.487   rst_read_sync
    SLICE_X68Y97.B       Tilo                  0.205   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X66Y97.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (0.652ns logic, 2.798ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.676ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.823ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.CQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X68Y97.B2      net (fanout=4)        1.899   rbcp_reg/regXCDData<6>
    SLICE_X68Y97.B       Tilo                  0.205   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X66Y97.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.613ns logic, 2.210ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.936ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.CQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X68Y97.B2      net (fanout=4)        1.189   rbcp_reg/regXCDData<6>
    SLICE_X68Y97.BMUX    Tilo                  0.183   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X66Y97.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X66Y97.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.468ns logic, 1.468ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y97.B4      net (fanout=595)      1.465   rst_read_sync
    SLICE_X68Y97.BMUX    Tilo                  0.183   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X66Y97.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X66Y97.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (0.502ns logic, 1.744ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.655ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.CQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X68Y97.B2      net (fanout=4)        1.189   rbcp_reg/regXCDData<6>
    SLICE_X68Y97.B       Tilo                  0.142   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X66Y97.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.342ns logic, 1.313ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X66Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.965ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.965ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y97.B4      net (fanout=595)      1.465   rst_read_sync
    SLICE_X68Y97.B       Tilo                  0.142   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X66Y97.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.376ns logic, 1.589ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.574ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y96.C3      net (fanout=595)      2.688   rst_read_sync
    SLICE_X68Y96.CMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X69Y96.SR      net (fanout=2)        0.908   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X69Y96.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.978ns logic, 3.596ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X68Y96.C5      net (fanout=4)        1.527   rbcp_reg/regXCDData<3>
    SLICE_X68Y96.CMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X69Y96.SR      net (fanout=2)        0.908   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X69Y96.CLK     Trck                  0.280   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.922ns logic, 2.435ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.685ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.814ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y96.C3      net (fanout=595)      2.688   rst_read_sync
    SLICE_X68Y96.C       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X69Y96.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (0.652ns logic, 3.162ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.902ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.597ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X68Y96.C5      net (fanout=4)        1.527   rbcp_reg/regXCDData<3>
    SLICE_X68Y96.C       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X69Y96.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.596ns logic, 2.001ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X68Y96.C5      net (fanout=4)        0.900   rbcp_reg/regXCDData<3>
    SLICE_X68Y96.CMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X69Y96.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X69Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.536ns logic, 1.396ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y96.C3      net (fanout=595)      1.620   rst_read_sync
    SLICE_X68Y96.CMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X69Y96.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X69Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.572ns logic, 2.116ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.531ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X68Y96.C5      net (fanout=4)        0.900   rbcp_reg/regXCDData<3>
    SLICE_X68Y96.C       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X69Y96.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.340ns logic, 1.191ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X69Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.287ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y96.C3      net (fanout=595)      1.620   rst_read_sync
    SLICE_X68Y96.C       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X69Y96.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.376ns logic, 1.911ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.044ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y98.B3      net (fanout=595)      2.560   rst_read_sync
    SLICE_X66Y98.BMUX    Tilo                  0.261   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X67Y97.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X67Y97.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (0.988ns logic, 3.056ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.BQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X66Y98.B4      net (fanout=4)        1.723   rbcp_reg/regXCDData<5>
    SLICE_X66Y98.BMUX    Tilo                  0.261   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X67Y97.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X67Y97.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.949ns logic, 2.219ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.821ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.678ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y98.B3      net (fanout=595)      2.560   rst_read_sync
    SLICE_X66Y98.B       Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X67Y97.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.650ns logic, 3.028ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.697ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.BQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X66Y98.B4      net (fanout=4)        1.723   rbcp_reg/regXCDData<5>
    SLICE_X66Y98.B       Tilo                  0.203   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X67Y97.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.611ns logic, 2.191ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.BQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X66Y98.B4      net (fanout=4)        1.053   rbcp_reg/regXCDData<5>
    SLICE_X66Y98.BMUX    Tilo                  0.191   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X67Y97.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X67Y97.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.546ns logic, 1.322ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y98.B3      net (fanout=595)      1.498   rst_read_sync
    SLICE_X66Y98.BMUX    Tilo                  0.191   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X67Y97.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X67Y97.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.580ns logic, 1.767ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.668ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.668ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.BQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X66Y98.B4      net (fanout=4)        1.053   rbcp_reg/regXCDData<5>
    SLICE_X66Y98.B       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X67Y97.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.668ns (0.356ns logic, 1.312ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X67Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.147ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X66Y98.B3      net (fanout=595)      1.498   rst_read_sync
    SLICE_X66Y98.B       Tilo                  0.156   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X67Y97.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.390ns logic, 1.757ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.862ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y95.C1      net (fanout=595)      2.361   rst_read_sync
    SLICE_X65Y95.CMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X62Y95.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X62Y95.CLK     Trck                  0.215   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.975ns logic, 2.887ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.AQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X65Y95.C5      net (fanout=4)        1.343   rbcp_reg/regXCDData<4>
    SLICE_X65Y95.CMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X62Y95.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X62Y95.CLK     Trck                  0.215   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.936ns logic, 1.869ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.939ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y95.C1      net (fanout=595)      2.361   rst_read_sync
    SLICE_X65Y95.C       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X62Y95.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (0.706ns logic, 2.854ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.996ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.AQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X65Y95.C5      net (fanout=4)        1.343   rbcp_reg/regXCDData<4>
    SLICE_X65Y95.C       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X62Y95.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.667ns logic, 1.836ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.AQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X65Y95.C5      net (fanout=4)        0.814   rbcp_reg/regXCDData<4>
    SLICE_X65Y95.CMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X62Y95.SR      net (fanout=2)        0.304   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X62Y95.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.488ns logic, 1.118ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y95.C1      net (fanout=595)      1.441   rst_read_sync
    SLICE_X65Y95.CMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X62Y95.SR      net (fanout=2)        0.304   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X62Y95.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (0.522ns logic, 1.745ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.439ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.439ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y94.AQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X65Y95.C5      net (fanout=4)        0.814   rbcp_reg/regXCDData<4>
    SLICE_X65Y95.C       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X62Y95.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.356ns logic, 1.083ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X62Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.100ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      2.100ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y95.C1      net (fanout=595)      1.441   rst_read_sync
    SLICE_X65Y95.C       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X62Y95.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (0.390ns logic, 1.710ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.414ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y95.C2      net (fanout=595)      2.924   rst_read_sync
    SLICE_X70Y95.CMUX    Tilo                  0.261   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X73Y94.SR      net (fanout=2)        0.502   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X73Y94.CLK     Trck                  0.280   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (0.988ns logic, 3.426ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X70Y95.C3      net (fanout=4)        1.618   rbcp_reg/regXCDData<0>
    SLICE_X70Y95.CMUX    Tilo                  0.261   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X73Y94.SR      net (fanout=2)        0.502   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X73Y94.CLK     Trck                  0.280   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.932ns logic, 2.120ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.412ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y95.C2      net (fanout=595)      2.924   rst_read_sync
    SLICE_X70Y95.C       Tilo                  0.204   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X73Y94.CLK     net (fanout=2)        0.512   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.651ns logic, 3.436ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.774ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X70Y95.C3      net (fanout=4)        1.618   rbcp_reg/regXCDData<0>
    SLICE_X70Y95.C       Tilo                  0.204   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X73Y94.CLK     net (fanout=2)        0.512   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.595ns logic, 2.130ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X70Y95.C3      net (fanout=4)        0.968   rbcp_reg/regXCDData<0>
    SLICE_X70Y95.CMUX    Tilo                  0.191   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X73Y94.SR      net (fanout=2)        0.233   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X73Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.544ns logic, 1.201ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y95.C2      net (fanout=595)      1.772   rst_read_sync
    SLICE_X70Y95.CMUX    Tilo                  0.191   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X73Y94.SR      net (fanout=2)        0.233   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X73Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.580ns logic, 2.005ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.613ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.613ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X70Y95.C3      net (fanout=4)        0.968   rbcp_reg/regXCDData<0>
    SLICE_X70Y95.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X73Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.613ns (0.354ns logic, 1.259ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X73Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.453ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      2.453ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y95.C2      net (fanout=595)      1.772   rst_read_sync
    SLICE_X70Y95.C       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X73Y94.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (0.390ns logic, 2.063ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.518ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y95.D5      net (fanout=595)      2.933   rst_read_sync
    SLICE_X73Y95.DMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X73Y96.SR      net (fanout=2)        0.545   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X73Y96.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (1.040ns logic, 3.478ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X73Y95.D1      net (fanout=4)        1.812   rbcp_reg/regXCDData<2>
    SLICE_X73Y95.DMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X73Y96.SR      net (fanout=2)        0.545   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X73Y96.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (0.984ns logic, 2.357ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.201ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y95.D5      net (fanout=595)      2.933   rst_read_sync
    SLICE_X73Y95.D       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X73Y96.CLK     net (fanout=2)        0.659   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.706ns logic, 3.592ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.378ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X73Y95.D1      net (fanout=4)        1.812   rbcp_reg/regXCDData<2>
    SLICE_X73Y95.D       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X73Y96.CLK     net (fanout=2)        0.659   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.650ns logic, 2.471ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X73Y95.D1      net (fanout=4)        1.089   rbcp_reg/regXCDData<2>
    SLICE_X73Y95.DMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X73Y96.SR      net (fanout=2)        0.284   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X73Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (0.556ns logic, 1.373ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y95.D5      net (fanout=595)      1.712   rst_read_sync
    SLICE_X73Y95.DMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X73Y96.SR      net (fanout=2)        0.284   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X73Y96.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.592ns logic, 1.996ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.855ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.855ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X73Y95.D1      net (fanout=4)        1.089   rbcp_reg/regXCDData<2>
    SLICE_X73Y95.D       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X73Y96.CLK     net (fanout=2)        0.412   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.354ns logic, 1.501ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X73Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.514ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X73Y95.D5      net (fanout=595)      1.712   rst_read_sync
    SLICE_X73Y95.D       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X73Y96.CLK     net (fanout=2)        0.412   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.390ns logic, 2.124ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.399ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y94.A5      net (fanout=595)      2.833   rst_read_sync
    SLICE_X69Y94.AMUX    Tilo                  0.313   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X67Y93.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X67Y93.CLK     Trck                  0.280   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (1.040ns logic, 3.359ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y94.A4      net (fanout=4)        1.590   rbcp_reg/regXCDData<1>
    SLICE_X69Y94.AMUX    Tilo                  0.313   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X67Y93.SR      net (fanout=2)        0.526   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X67Y93.CLK     Trck                  0.280   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.984ns logic, 2.116ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.489ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.010ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y94.A5      net (fanout=595)      2.833   rst_read_sync
    SLICE_X69Y94.A       Tilo                  0.259   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X67Y93.CLK     net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (0.706ns logic, 3.304ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.788ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.711ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y94.A4      net (fanout=4)        1.590   rbcp_reg/regXCDData<1>
    SLICE_X69Y94.A       Tilo                  0.259   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X67Y93.CLK     net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (0.650ns logic, 2.061ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y94.A4      net (fanout=4)        0.908   rbcp_reg/regXCDData<1>
    SLICE_X69Y94.AMUX    Tilo                  0.203   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X67Y93.SR      net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X67Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.556ns logic, 1.215ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.584ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y94.A5      net (fanout=595)      1.685   rst_read_sync
    SLICE_X69Y94.AMUX    Tilo                  0.203   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X67Y93.SR      net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X67Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.584ns (0.592ns logic, 1.992ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.482ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y94.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X69Y94.A4      net (fanout=4)        0.908   rbcp_reg/regXCDData<1>
    SLICE_X69Y94.A       Tilo                  0.156   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X67Y93.CLK     net (fanout=2)        0.220   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.354ns logic, 1.128ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X67Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.295ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X69Y94.A5      net (fanout=595)      1.685   rst_read_sync
    SLICE_X69Y94.A       Tilo                  0.156   trig_offset_reg_4_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X67Y93.CLK     net (fanout=2)        0.220   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.390ns logic, 1.905ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.460ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y93.B4      net (fanout=595)      3.924   rst_read_sync
    SLICE_X75Y93.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X77Y93.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X77Y93.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (1.040ns logic, 4.420ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X75Y93.B5      net (fanout=4)        1.511   rbcp_reg/regXCEData<5>
    SLICE_X75Y93.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X77Y93.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X77Y93.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.984ns logic, 2.007ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.376ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.123ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y93.B4      net (fanout=595)      3.924   rst_read_sync
    SLICE_X75Y93.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X77Y93.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.706ns logic, 4.417ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.845ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X75Y93.B5      net (fanout=4)        1.511   rbcp_reg/regXCEData<5>
    SLICE_X75Y93.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X77Y93.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.650ns logic, 2.004ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X75Y93.B5      net (fanout=4)        0.927   rbcp_reg/regXCEData<5>
    SLICE_X75Y93.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X77Y93.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X77Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.556ns logic, 1.201ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y93.B4      net (fanout=595)      2.352   rst_read_sync
    SLICE_X75Y93.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X77Y93.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X77Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (0.592ns logic, 2.626ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.550ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X75Y93.B5      net (fanout=4)        0.927   rbcp_reg/regXCEData<5>
    SLICE_X75Y93.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X77Y93.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.354ns logic, 1.196ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X77Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.011ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      3.011ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y93.B4      net (fanout=595)      2.352   rst_read_sync
    SLICE_X75Y93.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X77Y93.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.390ns logic, 2.621ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.157ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y93.C2      net (fanout=595)      3.321   rst_read_sync
    SLICE_X70Y93.CMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X71Y93.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X71Y93.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (0.988ns logic, 4.169ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X70Y93.C4      net (fanout=4)        1.450   rbcp_reg/regXCEData<7>
    SLICE_X70Y93.CMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X71Y93.SR      net (fanout=2)        0.848   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X71Y93.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (0.932ns logic, 2.298ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.053ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.446ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y93.C2      net (fanout=595)      3.321   rst_read_sync
    SLICE_X70Y93.C       Tilo                  0.204   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X71Y93.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.651ns logic, 3.795ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.980ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X70Y93.C4      net (fanout=4)        1.450   rbcp_reg/regXCEData<7>
    SLICE_X70Y93.C       Tilo                  0.204   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X71Y93.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.595ns logic, 1.924ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.802ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X70Y93.C4      net (fanout=4)        0.822   rbcp_reg/regXCEData<7>
    SLICE_X70Y93.CMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X71Y93.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X71Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.544ns logic, 1.258ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y93.C2      net (fanout=595)      2.001   rst_read_sync
    SLICE_X70Y93.CMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X71Y93.SR      net (fanout=2)        0.436   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X71Y93.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.580ns logic, 2.437ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.467ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.467ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X70Y93.C4      net (fanout=4)        0.822   rbcp_reg/regXCEData<7>
    SLICE_X70Y93.C       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X71Y93.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.354ns logic, 1.113ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X71Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.682ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y93.C2      net (fanout=595)      2.001   rst_read_sync
    SLICE_X70Y93.C       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X71Y93.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.390ns logic, 2.292ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.699ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.800ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.699ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y95.A3      net (fanout=595)      2.796   rst_read_sync
    SLICE_X71Y95.A       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X74Y95.CLK     net (fanout=2)        1.197   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (0.706ns logic, 3.993ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.968ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X71Y95.A4      net (fanout=4)        1.684   rbcp_reg/regXCEData<6>
    SLICE_X71Y95.A       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X74Y95.CLK     net (fanout=2)        1.197   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (0.650ns logic, 2.881ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y95.A3      net (fanout=595)      2.796   rst_read_sync
    SLICE_X71Y95.AMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X74Y95.SR      net (fanout=2)        0.893   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X74Y95.CLK     Trck                  0.215   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.975ns logic, 3.689ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X71Y95.A4      net (fanout=4)        1.684   rbcp_reg/regXCEData<6>
    SLICE_X71Y95.AMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X74Y95.SR      net (fanout=2)        0.893   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X74Y95.CLK     Trck                  0.215   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (0.919ns logic, 2.577ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.984ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X71Y95.A4      net (fanout=4)        0.912   rbcp_reg/regXCEData<6>
    SLICE_X71Y95.AMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X74Y95.SR      net (fanout=2)        0.586   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X74Y95.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.486ns logic, 1.498ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y95.A3      net (fanout=595)      1.686   rst_read_sync
    SLICE_X71Y95.AMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X74Y95.SR      net (fanout=2)        0.586   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X74Y95.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.522ns logic, 2.272ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.990ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.990ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X71Y95.A4      net (fanout=4)        0.912   rbcp_reg/regXCEData<6>
    SLICE_X71Y95.A       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X74Y95.CLK     net (fanout=2)        0.724   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.354ns logic, 1.636ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X74Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.800ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y95.A3      net (fanout=595)      1.686   rst_read_sync
    SLICE_X71Y95.A       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X74Y95.CLK     net (fanout=2)        0.724   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.390ns logic, 2.410ns route)
                                                       (13.9% logic, 86.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.571ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y94.B3      net (fanout=595)      3.062   rst_read_sync
    SLICE_X70Y94.BMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X69Y94.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X69Y94.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.988ns logic, 3.583ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X70Y94.B2      net (fanout=4)        1.615   rbcp_reg/regXCEData<4>
    SLICE_X70Y94.BMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X69Y94.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X69Y94.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (0.932ns logic, 2.136ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.476ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.023ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y94.B3      net (fanout=595)      3.062   rst_read_sync
    SLICE_X70Y94.B       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X69Y94.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (0.650ns logic, 3.373ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.979ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.520ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X70Y94.B2      net (fanout=4)        1.615   rbcp_reg/regXCEData<4>
    SLICE_X70Y94.B       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X69Y94.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.594ns logic, 1.926ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.746ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X70Y94.B2      net (fanout=4)        0.923   rbcp_reg/regXCEData<4>
    SLICE_X70Y94.BMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X69Y94.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X69Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.544ns logic, 1.202ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y94.B3      net (fanout=595)      1.822   rst_read_sync
    SLICE_X70Y94.BMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X69Y94.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X69Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.580ns logic, 2.101ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.401ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X70Y94.B2      net (fanout=4)        0.923   rbcp_reg/regXCEData<4>
    SLICE_X70Y94.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X69Y94.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.354ns logic, 1.047ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X69Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.336ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X70Y94.B3      net (fanout=595)      1.822   rst_read_sync
    SLICE_X70Y94.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X69Y94.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.390ns logic, 1.946ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.623ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y97.D1      net (fanout=595)      4.047   rst_read_sync
    SLICE_X77Y97.DMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X81Y97.SR      net (fanout=2)        0.536   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X81Y97.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (1.040ns logic, 4.583ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y97.D5      net (fanout=4)        1.573   rbcp_reg/regXCEData<3>
    SLICE_X77Y97.DMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X81Y97.SR      net (fanout=2)        0.536   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X81Y97.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.001ns logic, 2.109ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.249ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.250ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y97.D1      net (fanout=595)      4.047   rst_read_sync
    SLICE_X77Y97.D       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X81Y97.CLK     net (fanout=2)        0.497   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      5.250ns (0.706ns logic, 4.544ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.762ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y97.D5      net (fanout=4)        1.573   rbcp_reg/regXCEData<3>
    SLICE_X77Y97.D       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X81Y97.CLK     net (fanout=2)        0.497   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.667ns logic, 2.070ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y97.D5      net (fanout=4)        0.988   rbcp_reg/regXCEData<3>
    SLICE_X77Y97.DMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X81Y97.SR      net (fanout=2)        0.308   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X81Y97.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.558ns logic, 1.296ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.352ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y97.D1      net (fanout=595)      2.452   rst_read_sync
    SLICE_X77Y97.DMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X81Y97.SR      net (fanout=2)        0.308   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X81Y97.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (0.592ns logic, 2.760ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.575ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.575ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X77Y97.D5      net (fanout=4)        0.988   rbcp_reg/regXCEData<3>
    SLICE_X77Y97.D       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X81Y97.CLK     net (fanout=2)        0.231   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.356ns logic, 1.219ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X81Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.073ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y97.D1      net (fanout=595)      2.452   rst_read_sync
    SLICE_X77Y97.D       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X81Y97.CLK     net (fanout=2)        0.231   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.390ns logic, 2.683ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.532ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y96.C1      net (fanout=595)      3.549   rst_read_sync
    SLICE_X75Y96.CMUX    Tilo                  0.313   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X74Y96.SR      net (fanout=2)        1.008   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X74Y96.CLK     Trck                  0.215   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (0.975ns logic, 4.557ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X75Y96.C5      net (fanout=4)        1.313   rbcp_reg/regXCEData<2>
    SLICE_X75Y96.CMUX    Tilo                  0.313   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X74Y96.SR      net (fanout=2)        1.008   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X74Y96.CLK     Trck                  0.215   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.936ns logic, 2.321ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.937ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.562ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y96.C1      net (fanout=595)      3.549   rst_read_sync
    SLICE_X75Y96.C       Tilo                  0.259   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (0.706ns logic, 3.856ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.212ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X75Y96.C5      net (fanout=4)        1.313   rbcp_reg/regXCEData<2>
    SLICE_X75Y96.C       Tilo                  0.259   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.667ns logic, 1.620ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X75Y96.C5      net (fanout=4)        0.836   rbcp_reg/regXCEData<2>
    SLICE_X75Y96.CMUX    Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X74Y96.SR      net (fanout=2)        0.566   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X74Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.488ns logic, 1.402ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y96.C1      net (fanout=595)      2.186   rst_read_sync
    SLICE_X75Y96.CMUX    Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X74Y96.SR      net (fanout=2)        0.566   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X74Y96.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.522ns logic, 2.752ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.354ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X75Y96.C5      net (fanout=4)        0.836   rbcp_reg/regXCEData<2>
    SLICE_X75Y96.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.356ns logic, 0.998ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X74Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.738ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      2.738ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X75Y96.C1      net (fanout=595)      2.186   rst_read_sync
    SLICE_X75Y96.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X74Y96.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.390ns logic, 2.348ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.473ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y94.C2      net (fanout=595)      3.975   rst_read_sync
    SLICE_X76Y94.CMUX    Tilo                  0.251   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.520   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X79Y94.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (0.978ns logic, 4.495ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X76Y94.C4      net (fanout=4)        1.598   rbcp_reg/regXCEData<1>
    SLICE_X76Y94.CMUX    Tilo                  0.251   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.520   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X79Y94.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.939ns logic, 2.118ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.379ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.120ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y94.C2      net (fanout=595)      3.975   rst_read_sync
    SLICE_X76Y94.C       Tilo                  0.205   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (0.652ns logic, 4.468ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.795ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.704ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X76Y94.C4      net (fanout=4)        1.598   rbcp_reg/regXCEData<1>
    SLICE_X76Y94.C       Tilo                  0.205   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.613ns logic, 2.091ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X76Y94.C4      net (fanout=4)        0.918   rbcp_reg/regXCEData<1>
    SLICE_X76Y94.CMUX    Tilo                  0.183   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X79Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.538ns logic, 1.196ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.287ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y94.C2      net (fanout=595)      2.437   rst_read_sync
    SLICE_X76Y94.CMUX    Tilo                  0.183   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X79Y94.SR      net (fanout=2)        0.278   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X79Y94.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (0.572ns logic, 2.715ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.529ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X76Y94.C4      net (fanout=4)        0.918   rbcp_reg/regXCEData<1>
    SLICE_X76Y94.C       Tilo                  0.142   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.342ns logic, 1.187ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X79Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.082ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X76Y94.C2      net (fanout=595)      2.437   rst_read_sync
    SLICE_X76Y94.C       Tilo                  0.142   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X79Y94.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.376ns logic, 2.706ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.873ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X60Y104.B5     net (fanout=930)      3.607   rst_sync
    SLICE_X60Y104.BMUX   Tilo                  0.251   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X60Y104.SR     net (fanout=2)        0.338   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X60Y104.CLK    Trck                  0.230   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.928ns logic, 3.945ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X60Y104.B4     net (fanout=5)        0.979   rbcp_reg/regX94Data<7>
    SLICE_X60Y104.BMUX   Tilo                  0.251   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X60Y104.SR     net (fanout=2)        0.338   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X60Y104.CLK    Trck                  0.230   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (0.872ns logic, 1.317ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.264ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X60Y104.B5     net (fanout=930)      3.607   rst_sync
    SLICE_X60Y104.B      Tilo                  0.205   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X60Y104.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.652ns logic, 4.084ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.948ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X60Y104.B4     net (fanout=5)        0.979   rbcp_reg/regX94Data<7>
    SLICE_X60Y104.B      Tilo                  0.205   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X60Y104.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.596ns logic, 1.456ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.246ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X60Y104.B4     net (fanout=5)        0.583   rbcp_reg/regX94Data<7>
    SLICE_X60Y104.BMUX   Tilo                  0.183   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X60Y104.SR     net (fanout=2)        0.175   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X60Y104.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.488ns logic, 0.758ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X60Y104.B5     net (fanout=930)      2.292   rst_sync
    SLICE_X60Y104.BMUX   Tilo                  0.183   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X60Y104.SR     net (fanout=2)        0.175   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X60Y104.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.524ns logic, 2.467ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.217ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X60Y104.B4     net (fanout=5)        0.583   rbcp_reg/regX94Data<7>
    SLICE_X60Y104.B      Tilo                  0.142   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X60Y104.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.340ns logic, 0.877ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X60Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.962ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      2.962ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X60Y104.B5     net (fanout=930)      2.292   rst_sync
    SLICE_X60Y104.B      Tilo                  0.142   drs_sampfreq_reg_7_LDC
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X60Y104.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.376ns logic, 2.586ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.346ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X63Y101.B5     net (fanout=930)      4.061   rst_sync
    SLICE_X63Y101.BMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X62Y101.SR     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X62Y101.CLK    Trck                  0.215   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.346ns (0.975ns logic, 4.371ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X63Y101.B3     net (fanout=5)        1.221   rbcp_reg/regX94Data<6>
    SLICE_X63Y101.BMUX   Tilo                  0.313   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X62Y101.SR     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X62Y101.CLK    Trck                  0.215   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.919ns logic, 1.531ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.923ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.077ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X63Y101.B5     net (fanout=930)      4.061   rst_sync
    SLICE_X63Y101.B      Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X62Y101.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (0.706ns logic, 4.371ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.819ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X63Y101.B3     net (fanout=5)        1.221   rbcp_reg/regX94Data<6>
    SLICE_X63Y101.B      Tilo                  0.259   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X62Y101.CLK    net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.650ns logic, 1.531ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X63Y101.B3     net (fanout=5)        0.747   rbcp_reg/regX94Data<6>
    SLICE_X63Y101.BMUX   Tilo                  0.203   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X62Y101.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X62Y101.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.486ns logic, 0.914ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X63Y101.B5     net (fanout=930)      2.565   rst_sync
    SLICE_X63Y101.BMUX   Tilo                  0.203   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X62Y101.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X62Y101.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.522ns logic, 2.732ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.266ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X63Y101.B3     net (fanout=5)        0.747   rbcp_reg/regX94Data<6>
    SLICE_X63Y101.B      Tilo                  0.156   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X62Y101.CLK    net (fanout=2)        0.165   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.354ns logic, 0.912ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X62Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.120ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X63Y101.B5     net (fanout=930)      2.565   rst_sync
    SLICE_X63Y101.B      Tilo                  0.156   drs_sampfreq_TenMreg_4_P_4
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X62Y101.CLK    net (fanout=2)        0.165   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.390ns logic, 2.730ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.814ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X59Y106.A4     net (fanout=930)      3.485   rst_sync
    SLICE_X59Y106.AMUX   Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X59Y107.SR     net (fanout=2)        0.289   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X59Y107.CLK    Trck                  0.280   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.040ns logic, 3.774ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X59Y106.A3     net (fanout=5)        0.825   rbcp_reg/regX94Data<3>
    SLICE_X59Y106.AMUX   Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X59Y107.SR     net (fanout=2)        0.289   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X59Y107.CLK    Trck                  0.280   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.984ns logic, 1.114ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.342ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X59Y106.A4     net (fanout=930)      3.485   rst_sync
    SLICE_X59Y106.A      Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X59Y107.CLK    net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (0.706ns logic, 3.952ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.058ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X59Y106.A3     net (fanout=5)        0.825   rbcp_reg/regX94Data<3>
    SLICE_X59Y106.A      Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X59Y107.CLK    net (fanout=2)        0.467   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.650ns logic, 1.292ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X59Y106.A3     net (fanout=5)        0.507   rbcp_reg/regX94Data<3>
    SLICE_X59Y106.AMUX   Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X59Y107.SR     net (fanout=2)        0.119   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X59Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.556ns logic, 0.626ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X59Y106.A4     net (fanout=930)      2.192   rst_sync
    SLICE_X59Y106.AMUX   Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X59Y107.SR     net (fanout=2)        0.119   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X59Y107.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.592ns logic, 2.311ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.119ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X59Y106.A3     net (fanout=5)        0.507   rbcp_reg/regX94Data<3>
    SLICE_X59Y106.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X59Y107.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.354ns logic, 0.765ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X59Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.840ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X59Y106.A4     net (fanout=930)      2.192   rst_sync
    SLICE_X59Y106.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X59Y107.CLK    net (fanout=2)        0.258   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.390ns logic, 2.450ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.843ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X64Y101.A4     net (fanout=930)      4.328   rst_sync
    SLICE_X64Y101.AMUX   Tilo                  0.251   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X64Y101.SR     net (fanout=2)        0.587   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X64Y101.CLK    Trck                  0.230   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (0.928ns logic, 4.915ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X64Y101.A2     net (fanout=5)        1.402   rbcp_reg/regX94Data<5>
    SLICE_X64Y101.AMUX   Tilo                  0.251   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X64Y101.SR     net (fanout=2)        0.587   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X64Y101.CLK    Trck                  0.230   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.872ns logic, 1.989ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.546ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X64Y101.A4     net (fanout=930)      4.328   rst_sync
    SLICE_X64Y101.A      Tilo                  0.205   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X64Y101.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (0.652ns logic, 4.802ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.528ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X64Y101.A2     net (fanout=5)        1.402   rbcp_reg/regX94Data<5>
    SLICE_X64Y101.A      Tilo                  0.205   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X64Y101.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.596ns logic, 1.876ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X64Y101.A2     net (fanout=5)        0.873   rbcp_reg/regX94Data<5>
    SLICE_X64Y101.AMUX   Tilo                  0.183   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X64Y101.SR     net (fanout=2)        0.214   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X64Y101.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.488ns logic, 1.087ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X64Y101.A4     net (fanout=930)      2.721   rst_sync
    SLICE_X64Y101.AMUX   Tilo                  0.183   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X64Y101.SR     net (fanout=2)        0.214   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X64Y101.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.524ns logic, 2.935ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.504ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X64Y101.A2     net (fanout=5)        0.873   rbcp_reg/regX94Data<5>
    SLICE_X64Y101.A      Tilo                  0.142   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X64Y101.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.340ns logic, 1.164ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X64Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.388ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      3.388ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X64Y101.A4     net (fanout=930)      2.721   rst_sync
    SLICE_X64Y101.A      Tilo                  0.142   drs_sampfreq_reg_5_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X64Y101.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (0.376ns logic, 3.012ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.167ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X61Y103.B4     net (fanout=930)      3.817   rst_sync
    SLICE_X61Y103.BMUX   Tilo                  0.313   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X61Y103.SR     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X61Y103.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (1.040ns logic, 4.127ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X61Y103.B5     net (fanout=5)        0.935   rbcp_reg/regX94Data<4>
    SLICE_X61Y103.BMUX   Tilo                  0.313   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X61Y103.SR     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X61Y103.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.984ns logic, 1.245ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.175ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X61Y103.B4     net (fanout=930)      3.817   rst_sync
    SLICE_X61Y103.B      Tilo                  0.259   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X61Y103.CLK    net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.706ns logic, 4.119ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.113ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X61Y103.B5     net (fanout=5)        0.935   rbcp_reg/regX94Data<4>
    SLICE_X61Y103.B      Tilo                  0.259   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X61Y103.CLK    net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.650ns logic, 1.237ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X61Y103.B5     net (fanout=5)        0.550   rbcp_reg/regX94Data<4>
    SLICE_X61Y103.BMUX   Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X61Y103.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X61Y103.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.556ns logic, 0.717ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X61Y103.B4     net (fanout=930)      2.341   rst_sync
    SLICE_X61Y103.BMUX   Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X61Y103.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X61Y103.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.592ns logic, 2.508ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.061ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.061ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X61Y103.B5     net (fanout=5)        0.550   rbcp_reg/regX94Data<4>
    SLICE_X61Y103.B      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X61Y103.CLK    net (fanout=2)        0.157   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.354ns logic, 0.707ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X61Y103.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.888ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      2.888ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X61Y103.B4     net (fanout=930)      2.341   rst_sync
    SLICE_X61Y103.B      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X61Y103.CLK    net (fanout=2)        0.157   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (0.390ns logic, 2.498ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.438ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X56Y103.A4     net (fanout=930)      3.451   rst_sync
    SLICE_X56Y103.AMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X56Y102.SR     net (fanout=2)        1.059   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X56Y102.CLK    Trck                  0.230   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (0.928ns logic, 4.510ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y103.A2     net (fanout=5)        1.203   rbcp_reg/regX94Data<0>
    SLICE_X56Y103.AMUX   Tilo                  0.251   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X56Y102.SR     net (fanout=2)        1.059   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X56Y102.CLK    Trck                  0.230   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (0.872ns logic, 2.262ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.612ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.388ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X56Y103.A4     net (fanout=930)      3.451   rst_sync
    SLICE_X56Y103.A      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X56Y102.CLK    net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (0.652ns logic, 3.736ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.916ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y103.A2     net (fanout=5)        1.203   rbcp_reg/regX94Data<0>
    SLICE_X56Y103.A      Tilo                  0.205   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X56Y102.CLK    net (fanout=2)        0.285   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.596ns logic, 1.488ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y103.A2     net (fanout=5)        0.771   rbcp_reg/regX94Data<0>
    SLICE_X56Y103.AMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X56Y102.SR     net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X56Y102.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.488ns logic, 1.455ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X56Y103.A4     net (fanout=930)      2.184   rst_sync
    SLICE_X56Y103.AMUX   Tilo                  0.183   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X56Y102.SR     net (fanout=2)        0.684   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X56Y102.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (0.524ns logic, 2.868ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.224ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X56Y103.A2     net (fanout=5)        0.771   rbcp_reg/regX94Data<0>
    SLICE_X56Y103.A      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X56Y102.CLK    net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.340ns logic, 0.884ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X56Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.673ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      2.673ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X56Y103.A4     net (fanout=930)      2.184   rst_sync
    SLICE_X56Y103.A      Tilo                  0.142   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X56Y102.CLK    net (fanout=2)        0.113   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      2.673ns (0.376ns logic, 2.297ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.993ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X55Y107.B5     net (fanout=930)      2.701   rst_sync
    SLICE_X55Y107.BMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X54Y107.CLK    Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (0.990ns logic, 3.003ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X55Y107.B4     net (fanout=5)        0.565   rbcp_reg/regX94Data<2>
    SLICE_X55Y107.BMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.302   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X54Y107.CLK    Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.934ns logic, 0.867ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.286ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.714ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X55Y107.B5     net (fanout=930)      2.701   rst_sync
    SLICE_X55Y107.B      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.307   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      3.714ns (0.706ns logic, 3.008ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.478ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X55Y107.B4     net (fanout=5)        0.565   rbcp_reg/regX94Data<2>
    SLICE_X55Y107.B      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.307   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.650ns logic, 0.872ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X55Y107.B4     net (fanout=5)        0.266   rbcp_reg/regX94Data<2>
    SLICE_X55Y107.BMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.159   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X54Y107.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.508ns logic, 0.425ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X55Y107.B5     net (fanout=930)      1.697   rst_sync
    SLICE_X55Y107.BMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X54Y107.SR     net (fanout=2)        0.159   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X54Y107.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.544ns logic, 1.856ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.782ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X55Y107.B4     net (fanout=5)        0.266   rbcp_reg/regX94Data<2>
    SLICE_X55Y107.B      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.162   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.354ns logic, 0.428ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X54Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.249ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      2.249ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X55Y107.B5     net (fanout=930)      1.697   rst_sync
    SLICE_X55Y107.B      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X54Y107.CLK    net (fanout=2)        0.162   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.390ns logic, 1.859ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.376ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X55Y105.A4     net (fanout=930)      2.857   rst_sync
    SLICE_X55Y105.AMUX   Tilo                  0.313   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X52Y105.SR     net (fanout=2)        0.544   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X52Y105.CLK    Trck                  0.215   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.975ns logic, 3.401ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X55Y105.A5     net (fanout=5)        0.608   rbcp_reg/regX94Data<1>
    SLICE_X55Y105.AMUX   Tilo                  0.313   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X52Y105.SR     net (fanout=2)        0.544   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X52Y105.CLK    Trck                  0.215   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.919ns logic, 1.152ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.945ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.447   rst_sync
                                                       rst_sync
    SLICE_X55Y105.A4     net (fanout=930)      2.857   rst_sync
    SLICE_X55Y105.A      Tilo                  0.259   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X52Y105.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (0.706ns logic, 3.349ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.250ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.750ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X55Y105.A5     net (fanout=5)        0.608   rbcp_reg/regX94Data<1>
    SLICE_X55Y105.A      Tilo                  0.259   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X52Y105.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.650ns logic, 1.100ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X55Y105.A5     net (fanout=5)        0.340   rbcp_reg/regX94Data<1>
    SLICE_X55Y105.AMUX   Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X52Y105.SR     net (fanout=2)        0.265   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X52Y105.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.486ns logic, 0.605ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.538ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X55Y105.A4     net (fanout=930)      1.751   rst_sync
    SLICE_X55Y105.AMUX   Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X52Y105.SR     net (fanout=2)        0.265   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X52Y105.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.522ns logic, 2.016ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.962ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      0.962ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X55Y105.A5     net (fanout=5)        0.340   rbcp_reg/regX94Data<1>
    SLICE_X55Y105.A      Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X52Y105.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.354ns logic, 0.608ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X52Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.409ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.DQ     Tcko                  0.234   rst_sync
                                                       rst_sync
    SLICE_X55Y105.A4     net (fanout=930)      1.751   rst_sync
    SLICE_X55Y105.A      Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X52Y105.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.390ns logic, 2.019ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.183ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X69Y100.D5     net (fanout=5)        1.779   rbcp_reg/regX94Data<7>
    SLICE_X69Y100.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X68Y100.SR     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X68Y100.CLK    Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.934ns logic, 2.249ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.D4     net (fanout=12)       0.863   rst_refclk
    SLICE_X69Y100.DMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X68Y100.SR     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X68Y100.CLK    Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (0.934ns logic, 1.333ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.097ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X69Y100.D5     net (fanout=5)        1.779   rbcp_reg/regX94Data<7>
    SLICE_X69Y100.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X68Y100.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.650ns logic, 2.253ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.013ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.D4     net (fanout=12)       0.863   rst_refclk
    SLICE_X69Y100.D      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X68Y100.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.650ns logic, 1.337ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.D4     net (fanout=12)       0.480   rst_refclk
    SLICE_X69Y100.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X68Y100.SR     net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X68Y100.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.508ns logic, 0.743ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X69Y100.D5     net (fanout=5)        1.067   rbcp_reg/regX94Data<7>
    SLICE_X69Y100.DMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X68Y100.SR     net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X68Y100.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.508ns logic, 1.330ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.125ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.125ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.D4     net (fanout=12)       0.480   rst_refclk
    SLICE_X69Y100.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X68Y100.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.354ns logic, 0.771ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X68Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.712ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.712ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.DQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X69Y100.D5     net (fanout=5)        1.067   rbcp_reg/regX94Data<7>
    SLICE_X69Y100.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X68Y100.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.354ns logic, 1.358ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.783ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X60Y101.D3     net (fanout=12)       1.618   rst_refclk
    SLICE_X60Y101.DMUX   Tilo                  0.251   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X60Y101.SR     net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X60Y101.CLK    Trck                  0.193   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.835ns logic, 1.948ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X60Y101.D5     net (fanout=5)        1.141   rbcp_reg/regX94Data<4>
    SLICE_X60Y101.DMUX   Tilo                  0.251   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X60Y101.SR     net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X60Y101.CLK    Trck                  0.193   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.835ns logic, 1.471ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.312ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X60Y101.D3     net (fanout=12)       1.618   rst_refclk
    SLICE_X60Y101.D      Tilo                  0.205   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X60Y101.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.596ns logic, 2.092ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.789ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.211ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X60Y101.D5     net (fanout=5)        1.141   rbcp_reg/regX94Data<4>
    SLICE_X60Y101.D      Tilo                  0.205   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X60Y101.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.596ns logic, 1.615ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X60Y101.D5     net (fanout=5)        0.662   rbcp_reg/regX94Data<4>
    SLICE_X60Y101.DMUX   Tilo                  0.183   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X60Y101.SR     net (fanout=2)        0.167   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X60Y101.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.464ns logic, 0.829ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X60Y101.D3     net (fanout=12)       0.962   rst_refclk
    SLICE_X60Y101.DMUX   Tilo                  0.183   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X60Y101.SR     net (fanout=2)        0.167   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X60Y101.CLK    Tremck      (-Th)    -0.083   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.464ns logic, 1.129ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X60Y101.D5     net (fanout=5)        0.662   rbcp_reg/regX94Data<4>
    SLICE_X60Y101.D      Tilo                  0.142   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X60Y101.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.340ns logic, 0.953ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X60Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.593ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X60Y101.D3     net (fanout=12)       0.962   rst_refclk
    SLICE_X60Y101.D      Tilo                  0.142   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X60Y101.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.340ns logic, 1.253ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.605ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X69Y100.C5     net (fanout=5)        1.801   rbcp_reg/regX94Data<6>
    SLICE_X69Y100.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X73Y100.SR     net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X73Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.984ns logic, 2.621ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.C4     net (fanout=12)       0.923   rst_refclk
    SLICE_X69Y100.CMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X73Y100.SR     net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X73Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.984ns logic, 1.743ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.868ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X69Y100.C5     net (fanout=5)        1.801   rbcp_reg/regX94Data<6>
    SLICE_X69Y100.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X73Y100.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.650ns logic, 2.482ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.746ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.C4     net (fanout=12)       0.923   rst_refclk
    SLICE_X69Y100.C      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X73Y100.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.650ns logic, 1.604ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.C4     net (fanout=12)       0.466   rst_refclk
    SLICE_X69Y100.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X73Y100.SR     net (fanout=2)        0.428   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X73Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.556ns logic, 0.894ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.044ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X69Y100.C5     net (fanout=5)        1.060   rbcp_reg/regX94Data<6>
    SLICE_X69Y100.CMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X73Y100.SR     net (fanout=2)        0.428   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X73Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.556ns logic, 1.488ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.198ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.198ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.C4     net (fanout=12)       0.466   rst_refclk
    SLICE_X69Y100.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X73Y100.CLK    net (fanout=2)        0.378   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.354ns logic, 0.844ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X73Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.792ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.792ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.CQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X69Y100.C5     net (fanout=5)        1.060   rbcp_reg/regX94Data<6>
    SLICE_X69Y100.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X73Y100.CLK    net (fanout=2)        0.378   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.354ns logic, 1.438ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.266ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X69Y100.A5     net (fanout=5)        1.687   rbcp_reg/regX94Data<5>
    SLICE_X69Y100.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X70Y99.SR      net (fanout=2)        0.660   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X70Y99.CLK     Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (0.919ns logic, 2.347ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.A1     net (fanout=12)       1.063   rst_refclk
    SLICE_X69Y100.AMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X70Y99.SR      net (fanout=2)        0.660   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X70Y99.CLK     Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.919ns logic, 1.723ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.009ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.391   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X69Y100.A5     net (fanout=5)        1.687   rbcp_reg/regX94Data<5>
    SLICE_X69Y100.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X70Y99.CLK     net (fanout=2)        0.654   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.650ns logic, 2.341ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.633ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.A1     net (fanout=12)       1.063   rst_refclk
    SLICE_X69Y100.A      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X70Y99.CLK     net (fanout=2)        0.654   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.650ns logic, 1.717ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.A1     net (fanout=12)       0.626   rst_refclk
    SLICE_X69Y100.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X70Y99.SR      net (fanout=2)        0.374   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X70Y99.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.486ns logic, 1.000ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X69Y100.A5     net (fanout=5)        1.000   rbcp_reg/regX94Data<5>
    SLICE_X69Y100.AMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X70Y99.SR      net (fanout=2)        0.374   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X70Y99.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.486ns logic, 1.374ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.346ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.A1     net (fanout=12)       0.626   rst_refclk
    SLICE_X69Y100.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X70Y99.CLK     net (fanout=2)        0.366   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.354ns logic, 0.992ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X70Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.BQ     Tcko                  0.198   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X69Y100.A5     net (fanout=5)        1.000   rbcp_reg/regX94Data<5>
    SLICE_X69Y100.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X70Y99.CLK     net (fanout=2)        0.366   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.354ns logic, 1.366ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.591ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y102.D4     net (fanout=5)        1.832   rbcp_reg/regX94Data<3>
    SLICE_X69Y102.DMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y102.SR     net (fanout=2)        0.729   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y102.CLK    Trck                  0.326   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.030ns logic, 2.561ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y102.D5     net (fanout=12)       0.718   rst_refclk
    SLICE_X69Y102.DMUX   Tilo                  0.313   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y102.SR     net (fanout=2)        0.729   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y102.CLK    Trck                  0.326   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.477ns (1.030ns logic, 1.447ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.041ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.959ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y102.D4     net (fanout=5)        1.832   rbcp_reg/regX94Data<3>
    SLICE_X69Y102.D      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y102.CLK    net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.650ns logic, 2.309ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.155ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y102.D5     net (fanout=12)       0.718   rst_refclk
    SLICE_X69Y102.D      Tilo                  0.259   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y102.CLK    net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.650ns logic, 1.195ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y102.D5     net (fanout=12)       0.398   rst_refclk
    SLICE_X69Y102.DMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y102.SR     net (fanout=2)        0.371   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y102.CLK    Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.560ns logic, 0.769ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y102.D4     net (fanout=5)        1.120   rbcp_reg/regX94Data<3>
    SLICE_X69Y102.DMUX   Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X69Y102.SR     net (fanout=2)        0.371   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X69Y102.CLK    Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.560ns logic, 1.491ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.046ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y102.D5     net (fanout=12)       0.398   rst_refclk
    SLICE_X69Y102.D      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y102.CLK    net (fanout=2)        0.294   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.354ns logic, 0.692ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X69Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.768ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.768ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X69Y102.D4     net (fanout=5)        1.120   rbcp_reg/regX94Data<3>
    SLICE_X69Y102.D      Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X69Y102.CLK    net (fanout=2)        0.294   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.354ns logic, 1.414ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.197ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X69Y100.B4     net (fanout=5)        1.796   rbcp_reg/regX94Data<2>
    SLICE_X69Y100.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X68Y99.SR      net (fanout=2)        0.467   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X68Y99.CLK     Trck                  0.230   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.934ns logic, 2.263ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.836ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.B1     net (fanout=12)       0.435   rst_refclk
    SLICE_X69Y100.BMUX   Tilo                  0.313   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X68Y99.SR      net (fanout=2)        0.467   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X68Y99.CLK     Trck                  0.230   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.934ns logic, 0.902ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.087ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X69Y100.B4     net (fanout=5)        1.796   rbcp_reg/regX94Data<2>
    SLICE_X69Y100.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X68Y99.CLK     net (fanout=2)        0.467   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.650ns logic, 2.263ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.448ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.B1     net (fanout=12)       0.435   rst_refclk
    SLICE_X69Y100.B      Tilo                  0.259   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X68Y99.CLK     net (fanout=2)        0.467   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.650ns logic, 0.902ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.039ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.B1     net (fanout=12)       0.271   rst_refclk
    SLICE_X69Y100.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X68Y99.SR      net (fanout=2)        0.260   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X68Y99.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.039ns (0.508ns logic, 0.531ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X69Y100.B4     net (fanout=5)        1.062   rbcp_reg/regX94Data<2>
    SLICE_X69Y100.BMUX   Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X68Y99.SR      net (fanout=2)        0.260   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X68Y99.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (0.508ns logic, 1.322ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.883ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      0.883ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X69Y100.B1     net (fanout=12)       0.271   rst_refclk
    SLICE_X69Y100.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X68Y99.CLK     net (fanout=2)        0.258   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.354ns logic, 0.529ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X68Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.674ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.674ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X69Y100.B4     net (fanout=5)        1.062   rbcp_reg/regX94Data<2>
    SLICE_X69Y100.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X68Y99.CLK     net (fanout=2)        0.258   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.674ns (0.354ns logic, 1.320ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.419ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.581ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X58Y104.D3     net (fanout=12)       2.114   rst_refclk
    SLICE_X58Y104.D      Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y104.CLK    net (fanout=2)        0.711   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (0.594ns logic, 2.825ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.349ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.651ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y104.D4     net (fanout=5)        1.346   rbcp_reg/regX94Data<1>
    SLICE_X58Y104.D      Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y104.CLK    net (fanout=2)        0.711   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (0.594ns logic, 2.057ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X58Y104.D3     net (fanout=12)       2.114   rst_refclk
    SLICE_X58Y104.DMUX   Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y104.SR     net (fanout=2)        0.335   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y104.CLK    Trck                  0.229   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.881ns logic, 2.449ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y104.D4     net (fanout=5)        1.346   rbcp_reg/regX94Data<1>
    SLICE_X58Y104.DMUX   Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y104.SR     net (fanout=2)        0.335   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y104.CLK    Trck                  0.229   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.881ns logic, 1.681ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y104.D4     net (fanout=5)        0.801   rbcp_reg/regX94Data<1>
    SLICE_X58Y104.DMUX   Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y104.SR     net (fanout=2)        0.172   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y104.CLK    Tremck      (-Th)    -0.094   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.483ns logic, 0.973ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X58Y104.D3     net (fanout=12)       1.280   rst_refclk
    SLICE_X58Y104.DMUX   Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X58Y104.SR     net (fanout=2)        0.172   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X58Y104.CLK    Tremck      (-Th)    -0.094   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.483ns logic, 1.452ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.528ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X58Y104.D4     net (fanout=5)        0.801   rbcp_reg/regX94Data<1>
    SLICE_X58Y104.D      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y104.CLK    net (fanout=2)        0.373   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.354ns logic, 1.174ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X58Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.007ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      2.007ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X58Y104.D3     net (fanout=12)       1.280   rst_refclk
    SLICE_X58Y104.D      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X58Y104.CLK    net (fanout=2)        0.373   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.354ns logic, 1.653ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.148ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.852ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X65Y100.A4     net (fanout=5)        1.682   rbcp_reg/regX94Data<0>
    SLICE_X65Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X65Y100.CLK    net (fanout=2)        0.816   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.650ns logic, 2.498ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.148ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.852ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X65Y100.A3     net (fanout=12)       1.386   rst_refclk
    SLICE_X65Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X65Y100.CLK    net (fanout=2)        0.816   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (0.650ns logic, 2.202ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X65Y100.A4     net (fanout=5)        1.682   rbcp_reg/regX94Data<0>
    SLICE_X65Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X65Y100.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X65Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.984ns logic, 2.159ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.391   rst_refclk
                                                       rst_refclk
    SLICE_X65Y100.A3     net (fanout=12)       1.386   rst_refclk
    SLICE_X65Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X65Y100.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X65Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.984ns logic, 1.863ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.670ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X65Y100.A3     net (fanout=12)       0.818   rst_refclk
    SLICE_X65Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X65Y100.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X65Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (0.556ns logic, 1.114ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.851ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X65Y100.A4     net (fanout=5)        0.999   rbcp_reg/regX94Data<0>
    SLICE_X65Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X65Y100.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X65Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.556ns logic, 1.295ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.594ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y100.AQ     Tcko                  0.198   rst_refclk
                                                       rst_refclk
    SLICE_X65Y100.A3     net (fanout=12)       0.818   rst_refclk
    SLICE_X65Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X65Y100.CLK    net (fanout=2)        0.422   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.354ns logic, 1.240ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X65Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.775ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X65Y100.A4     net (fanout=5)        0.999   rbcp_reg/regX94Data<0>
    SLICE_X65Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X65Y100.CLK    net (fanout=2)        0.422   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.354ns logic, 1.421ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.309ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.D2      net (fanout=595)      3.955   rst_read_sync
    SLICE_X77Y95.DMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y95.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.040ns logic, 4.269ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X77Y95.D3      net (fanout=4)        1.515   rbcp_reg/regXCEData<0>
    SLICE_X77Y95.DMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y95.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.001ns logic, 1.829ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.346ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.153ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.D2      net (fanout=595)      3.955   rst_read_sync
    SLICE_X77Y95.D       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.492   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (0.706ns logic, 4.447ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.825ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.674ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X77Y95.D3      net (fanout=4)        1.515   rbcp_reg/regXCEData<0>
    SLICE_X77Y95.D       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.492   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.667ns logic, 2.007ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X77Y95.D3      net (fanout=4)        0.938   rbcp_reg/regXCEData<0>
    SLICE_X77Y95.DMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.129   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.558ns logic, 1.067ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.D2      net (fanout=595)      2.480   rst_read_sync
    SLICE_X77Y95.DMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X79Y95.SR      net (fanout=2)        0.129   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X79Y95.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.592ns logic, 2.609ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.562ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.562ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y95.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X77Y95.D3      net (fanout=4)        0.938   rbcp_reg/regXCEData<0>
    SLICE_X77Y95.D       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.562ns (0.356ns logic, 1.206ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X79Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.138ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X77Y95.D2      net (fanout=595)      2.480   rst_read_sync
    SLICE_X77Y95.D       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X79Y95.CLK     net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.390ns logic, 2.748ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.186ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y122.A4     net (fanout=595)      2.727   rst_read_sync
    SLICE_X57Y122.AMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X56Y122.SR     net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X56Y122.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (0.990ns logic, 3.196ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y122.A5     net (fanout=4)        1.801   cfifo_progfull
    SLICE_X57Y122.AMUX   Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X56Y122.SR     net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X56Y122.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (0.990ns logic, 2.270ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.886ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y122.A4     net (fanout=595)      2.727   rst_read_sync
    SLICE_X57Y122.A      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X56Y122.CLK    net (fanout=2)        0.681   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (0.706ns logic, 3.408ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.812ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.188ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.CQ     Tcko                  0.447   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y122.A5     net (fanout=4)        1.801   cfifo_progfull
    SLICE_X57Y122.A      Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X56Y122.CLK    net (fanout=2)        0.681   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.706ns logic, 2.482ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y122.A5     net (fanout=4)        1.069   cfifo_progfull
    SLICE_X57Y122.AMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X56Y122.SR     net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X56Y122.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.544ns logic, 1.357ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.515ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y122.A4     net (fanout=595)      1.683   rst_read_sync
    SLICE_X57Y122.AMUX   Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X56Y122.SR     net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X56Y122.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.544ns logic, 1.971ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.813ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y107.CQ     Tcko                  0.234   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X57Y122.A5     net (fanout=4)        1.069   cfifo_progfull
    SLICE_X57Y122.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X56Y122.CLK    net (fanout=2)        0.354   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.390ns logic, 1.423ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X56Y122.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.427ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y122.A4     net (fanout=595)      1.683   rst_read_sync
    SLICE_X57Y122.A      Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X56Y122.CLK    net (fanout=2)        0.354   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.390ns logic, 2.037ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.772ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y131.B3     net (fanout=595)      3.480   rst_read_sync
    SLICE_X55Y131.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X54Y131.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X54Y131.CLK    Trck                  0.230   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.772ns (0.990ns logic, 3.782ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y131.B2     net (fanout=4)        1.654   dfifo_progfull<0>
    SLICE_X55Y131.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X54Y131.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X54Y131.CLK    Trck                  0.230   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.990ns logic, 1.956ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.504ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y131.B3     net (fanout=595)      3.480   rst_read_sync
    SLICE_X55Y131.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X54Y131.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (0.706ns logic, 3.790ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.330ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y131.B2     net (fanout=4)        1.654   dfifo_progfull<0>
    SLICE_X55Y131.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X54Y131.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.706ns logic, 1.964ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y131.B2     net (fanout=4)        0.974   dfifo_progfull<0>
    SLICE_X55Y131.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X54Y131.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X54Y131.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.544ns logic, 1.133ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.828ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y131.B3     net (fanout=595)      2.125   rst_read_sync
    SLICE_X55Y131.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X54Y131.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X54Y131.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.544ns logic, 2.284ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.529ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.529ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y131.B2     net (fanout=4)        0.974   dfifo_progfull<0>
    SLICE_X55Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X54Y131.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.390ns logic, 1.139ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X54Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.680ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y131.B3     net (fanout=595)      2.125   rst_read_sync
    SLICE_X55Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X54Y131.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.390ns logic, 2.290ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.375ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y128.D5     net (fanout=595)      2.923   rst_read_sync
    SLICE_X51Y128.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X50Y128.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X50Y128.CLK    Trck                  0.230   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (0.990ns logic, 3.385ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y129.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y128.D1     net (fanout=4)        2.294   dfifo_progfull<3>
    SLICE_X51Y128.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X50Y128.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X50Y128.CLK    Trck                  0.230   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (0.990ns logic, 2.756ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.897ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y128.D5     net (fanout=595)      2.923   rst_read_sync
    SLICE_X51Y128.D      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X50Y128.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.706ns logic, 3.397ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.526ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y129.AQ     Tcko                  0.447   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y128.D1     net (fanout=4)        2.294   dfifo_progfull<3>
    SLICE_X51Y128.D      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X50Y128.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (0.706ns logic, 2.768ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y129.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y128.D1     net (fanout=4)        1.440   dfifo_progfull<3>
    SLICE_X51Y128.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X50Y128.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X50Y128.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.544ns logic, 1.695ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y128.D5     net (fanout=595)      1.757   rst_read_sync
    SLICE_X51Y128.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X50Y128.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X50Y128.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.556ns (0.544ns logic, 2.012ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.121ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y129.AQ     Tcko                  0.234   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y128.D1     net (fanout=4)        1.440   dfifo_progfull<3>
    SLICE_X51Y128.D      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X50Y128.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.390ns logic, 1.731ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X50Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.438ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y128.D5     net (fanout=595)      1.757   rst_read_sync
    SLICE_X51Y128.D      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X50Y128.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.390ns logic, 2.048ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.326ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y129.B4     net (fanout=595)      3.034   rst_read_sync
    SLICE_X47Y129.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X46Y129.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X46Y129.CLK    Trck                  0.230   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (0.990ns logic, 3.336ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y130.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y129.B1     net (fanout=4)        1.140   dfifo_progfull<1>
    SLICE_X47Y129.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X46Y129.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X46Y129.CLK    Trck                  0.230   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.432ns (0.990ns logic, 1.442ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.950ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y129.B4     net (fanout=595)      3.034   rst_read_sync
    SLICE_X47Y129.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X46Y129.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.706ns logic, 3.344ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.844ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y130.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y129.B1     net (fanout=4)        1.140   dfifo_progfull<1>
    SLICE_X47Y129.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X46Y129.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.706ns logic, 1.450ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y130.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y129.B1     net (fanout=4)        0.789   dfifo_progfull<1>
    SLICE_X47Y129.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X46Y129.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X46Y129.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.544ns logic, 0.948ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.491ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y129.B4     net (fanout=595)      1.788   rst_read_sync
    SLICE_X47Y129.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X46Y129.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X46Y129.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.544ns logic, 1.947ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.344ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y130.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X47Y129.B1     net (fanout=4)        0.789   dfifo_progfull<1>
    SLICE_X47Y129.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X46Y129.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.390ns logic, 0.954ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X46Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.343ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X47Y129.B4     net (fanout=595)      1.788   rst_read_sync
    SLICE_X47Y129.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X46Y129.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.390ns logic, 1.953ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.577ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y128.D4     net (fanout=595)      3.140   rst_read_sync
    SLICE_X53Y128.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X52Y128.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X52Y128.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.975ns logic, 3.602ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y133.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y128.D2     net (fanout=4)        1.813   dfifo_progfull<2>
    SLICE_X53Y128.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X52Y128.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X52Y128.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.211ns (0.936ns logic, 2.275ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.680ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y128.D4     net (fanout=595)      3.140   rst_read_sync
    SLICE_X53Y128.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X52Y128.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (0.706ns logic, 3.614ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.046ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y133.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y128.D2     net (fanout=4)        1.813   dfifo_progfull<2>
    SLICE_X53Y128.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X52Y128.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.667ns logic, 2.287ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y133.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y128.D2     net (fanout=4)        1.178   dfifo_progfull<2>
    SLICE_X53Y128.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X52Y128.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X52Y128.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (0.488ns logic, 1.433ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y128.D4     net (fanout=595)      1.918   rst_read_sync
    SLICE_X53Y128.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X52Y128.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X52Y128.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.522ns logic, 2.173ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.825ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.825ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y133.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y128.D2     net (fanout=4)        1.178   dfifo_progfull<2>
    SLICE_X53Y128.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X52Y128.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.356ns logic, 1.469ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X52Y128.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.599ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y128.D4     net (fanout=595)      1.918   rst_read_sync
    SLICE_X53Y128.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X52Y128.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.390ns logic, 2.209ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.811ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y128.D5     net (fanout=595)      3.300   rst_read_sync
    SLICE_X55Y128.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X55Y129.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X55Y129.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.040ns logic, 3.771ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y133.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y128.D4     net (fanout=4)        1.448   dfifo_progfull<6>
    SLICE_X55Y128.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X55Y129.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X55Y129.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.001ns logic, 1.919ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.359ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y128.D5     net (fanout=595)      3.300   rst_read_sync
    SLICE_X55Y128.D      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X55Y129.CLK    net (fanout=2)        0.635   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (0.706ns logic, 3.935ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.250ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y133.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y128.D4     net (fanout=4)        1.448   dfifo_progfull<6>
    SLICE_X55Y128.D      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X55Y129.CLK    net (fanout=2)        0.635   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.667ns logic, 2.083ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.722ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y133.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y128.D4     net (fanout=4)        0.900   dfifo_progfull<6>
    SLICE_X55Y128.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X55Y129.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X55Y129.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.722ns (0.558ns logic, 1.164ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y128.D5     net (fanout=595)      1.976   rst_read_sync
    SLICE_X55Y128.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X55Y129.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X55Y129.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (0.592ns logic, 2.240ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.644ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y133.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y128.D4     net (fanout=4)        0.900   dfifo_progfull<6>
    SLICE_X55Y128.D      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X55Y129.CLK    net (fanout=2)        0.388   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.356ns logic, 1.288ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y129.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.754ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y128.D5     net (fanout=595)      1.976   rst_read_sync
    SLICE_X55Y128.D      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X55Y129.CLK    net (fanout=2)        0.388   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.390ns logic, 2.364ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.370ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y137.D5     net (fanout=595)      3.804   rst_read_sync
    SLICE_X55Y137.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X55Y138.SR     net (fanout=2)        0.526   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X55Y138.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (1.040ns logic, 4.330ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y134.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y137.D1     net (fanout=4)        1.213   dfifo_progfull<4>
    SLICE_X55Y137.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X55Y138.SR     net (fanout=2)        0.526   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X55Y138.CLK    Trck                  0.280   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.040ns logic, 1.739ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.855ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y137.D5     net (fanout=595)      3.804   rst_read_sync
    SLICE_X55Y137.D      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X55Y138.CLK    net (fanout=2)        0.635   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (0.706ns logic, 4.439ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.446ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y134.AQ     Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y137.D1     net (fanout=4)        1.213   dfifo_progfull<4>
    SLICE_X55Y137.D      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X55Y138.CLK    net (fanout=2)        0.635   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.706ns logic, 1.848ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.611ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y134.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y137.D1     net (fanout=4)        0.754   dfifo_progfull<4>
    SLICE_X55Y137.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X55Y138.SR     net (fanout=2)        0.265   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X55Y138.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.611ns (0.592ns logic, 1.019ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y137.D5     net (fanout=595)      2.299   rst_read_sync
    SLICE_X55Y137.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X55Y138.SR     net (fanout=2)        0.265   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X55Y138.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.156ns (0.592ns logic, 2.564ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.532ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.532ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y134.AQ     Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y137.D1     net (fanout=4)        0.754   dfifo_progfull<4>
    SLICE_X55Y137.D      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X55Y138.CLK    net (fanout=2)        0.388   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.390ns logic, 1.142ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X55Y138.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.077ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      3.077ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y137.D5     net (fanout=595)      2.299   rst_read_sync
    SLICE_X55Y137.D      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X55Y138.CLK    net (fanout=2)        0.388   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.390ns logic, 2.687ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.544ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y131.B2     net (fanout=595)      4.226   rst_read_sync
    SLICE_X58Y131.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X59Y131.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X59Y131.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (0.988ns logic, 4.556ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y128.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X58Y131.B5     net (fanout=4)        0.823   dfifo_progfull<5>
    SLICE_X58Y131.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X59Y131.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X59Y131.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.988ns logic, 1.153ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.650ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y131.B2     net (fanout=595)      4.226   rst_read_sync
    SLICE_X58Y131.B      Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X59Y131.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (0.650ns logic, 4.700ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.053ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y128.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X58Y131.B5     net (fanout=4)        0.823   dfifo_progfull<5>
    SLICE_X58Y131.B      Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X59Y131.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.650ns logic, 1.297ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y128.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X58Y131.B5     net (fanout=4)        0.437   dfifo_progfull<5>
    SLICE_X58Y131.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X59Y131.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X59Y131.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.580ns logic, 0.604ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y131.B2     net (fanout=595)      2.609   rst_read_sync
    SLICE_X58Y131.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X59Y131.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X59Y131.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (0.580ns logic, 2.776ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y128.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X58Y131.B5     net (fanout=4)        0.437   dfifo_progfull<5>
    SLICE_X58Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X59Y131.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.390ns logic, 0.728ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X59Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.290ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      3.290ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y131.B2     net (fanout=595)      2.609   rst_read_sync
    SLICE_X58Y131.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X59Y131.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.390ns logic, 2.900ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.188ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y131.B3     net (fanout=595)      3.880   rst_read_sync
    SLICE_X56Y131.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X57Y131.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X57Y131.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (0.978ns logic, 4.210ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y131.B5     net (fanout=4)        0.848   dfifo_progfull<7>
    SLICE_X56Y131.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X57Y131.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X57Y131.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.939ns logic, 1.178ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.995ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.447   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y131.B3     net (fanout=595)      3.880   rst_read_sync
    SLICE_X56Y131.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X57Y131.CLK    net (fanout=2)        0.473   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (0.652ns logic, 4.353ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.066ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y131.B5     net (fanout=4)        0.848   dfifo_progfull<7>
    SLICE_X56Y131.B      Tilo                  0.205   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X57Y131.CLK    net (fanout=2)        0.473   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.613ns logic, 1.321ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y131.B5     net (fanout=4)        0.463   dfifo_progfull<7>
    SLICE_X56Y131.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X57Y131.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X57Y131.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.538ns logic, 0.630ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y131.B3     net (fanout=595)      2.419   rst_read_sync
    SLICE_X56Y131.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X57Y131.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X57Y131.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.572ns logic, 2.586ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.095ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.095ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X56Y131.B5     net (fanout=4)        0.463   dfifo_progfull<7>
    SLICE_X56Y131.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X57Y131.CLK    net (fanout=2)        0.290   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.342ns logic, 0.753ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X57Y131.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.085ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      3.085ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.DQ     Tcko                  0.234   rst_read_sync
                                                       rst_read_sync
    SLICE_X56Y131.B3     net (fanout=595)      2.419   rst_read_sync
    SLICE_X56Y131.B      Tilo                  0.142   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X57Y131.CLK    net (fanout=2)        0.290   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.376ns logic, 2.709ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.980ns|            0|            0|            0|       283415|
| TS_dcm_gmii_clk0              |      8.000ns|      5.560ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.664ns|      5.843ns|            0|            0|       138562|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      4.873ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      5.346ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      4.814ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      5.843ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      5.167ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      5.438ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      3.993ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      4.376ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      4.186ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.772ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      4.375ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.326ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.577ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.811ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      5.370ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      5.544ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      5.188ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
| TS_dcm_v5_clkout2             |     30.000ns|     14.277ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.481ns|      5.623ns|            0|            0|       142487|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      3.921ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      4.574ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      4.044ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      3.862ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      4.414ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      4.518ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      4.399ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.460ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      5.157ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      4.699ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      4.571ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      5.623ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      5.532ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      5.473ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.309ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.839ns|            0|            0|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      4.839ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.404ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clk180          |    100.000ns|      7.404ns|      3.605ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      3.183ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.783ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      3.605ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      3.266ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      3.591ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      3.197ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      3.419ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      3.148ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.839|         |         |         |
AD9222_DCO_P   |    4.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.839|         |         |         |
AD9222_DCO_P   |    4.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.404|         |         |         |
BP_EXTCLK_P    |    7.404|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    7.404|         |         |         |
BP_EXTCLK_P    |    7.404|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.560|         |         |         |
OSC            |    5.560|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    5.560|         |         |         |
OSC            |   14.583|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 326521 paths, 0 nets, and 51937 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   5.843ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed SUN 11 MAR 20:3:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 650 MB



