// Seed: 4056747792
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input supply1 id_4,
    inout supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    input wire id_8
);
  wire id_10;
endmodule
module module_1 (
    inout supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    input wire id_9
);
  wire id_11;
  assign id_4 = 1 == 1;
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_5, id_1, id_6, id_8, id_0, id_7, id_9, id_6
  );
endmodule
