// Seed: 1540767542
module module_0 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7
);
  if (id_5 - id_6.product) tri0 id_9;
  else wire id_10;
  assign id_10 = ~id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    output wire id_10,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    input wand id_16,
    input supply0 id_17,
    output uwire id_18,
    input tri id_19,
    input wand id_20,
    output wire id_21,
    input wor id_22,
    output supply0 id_23
    , id_35,
    input supply1 id_24,
    input wand id_25,
    output supply1 id_26,
    input supply0 id_27,
    input supply1 id_28,
    output tri id_29,
    output wor id_30,
    input tri1 id_31,
    input tri id_32,
    output wand id_33
);
  wire id_36;
  module_0 modCall_1 (
      id_8,
      id_29,
      id_5,
      id_12,
      id_30,
      id_19,
      id_4,
      id_16
  );
  assign modCall_1.type_11 = 0;
endmodule
