// Seed: 2225502556
module module_0 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2
    , id_17,
    output supply1 id_3,
    input wand id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri id_8,
    input wor id_9,
    output supply1 id_10
    , id_18,
    output tri id_11,
    output wand id_12,
    input wor id_13,
    input tri0 id_14,
    output tri id_15
);
  assign id_3 = id_18 * 1;
endmodule
macromodule module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    output wire  id_5,
    inout  uwire id_6,
    input  tri0  id_7,
    input  uwire id_8
);
  logic id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_6,
      id_8,
      id_5,
      id_6,
      id_1,
      id_5,
      id_1,
      id_6,
      id_2,
      id_2,
      id_1,
      id_8,
      id_2
  );
  assign modCall_1.id_10 = 0;
endmodule
