Compilation Hierarchy Node,Combinational ALUTs,Dedicated Logic Registers,Memory Bits,DSP Elements,DSP 9x9,DSP 18x18,Pins,Virtual Pins,Full Hierarchy Name,Entity Name,Library Name
|try,13302 (13),16797 (0),0,0,0,0,21,0,|try,try,work
   |Clock_divider:cd|,43 (43),29 (29),0,0,0,0,0,0,|try|Clock_divider:cd,Clock_divider,work
   |Datapath:dp|,13232 (0),16768 (0),0,0,0,0,0,0,|try|Datapath:dp,Datapath,work
      |ALUnitHW:alu|,1144 (523),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu,ALUnitHW,work
         |lpm_mult:Mult0|,621 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0,lpm_mult,work
            |multcore:mult_core|,621 (289),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core,multcore,work
               |mpar_add:padder|,272 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder,mpar_add,work
                  |lpm_add_sub:adder[0]|,32 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0],lpm_add_sub,work
                     |addcore:adder|,32 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,32 (32),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[1]|,28 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1],lpm_add_sub,work
                     |addcore:adder|,28 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,28 (28),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[2]|,24 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2],lpm_add_sub,work
                     |addcore:adder|,24 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,24 (24),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[3]|,20 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3],lpm_add_sub,work
                     |addcore:adder|,20 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,20 (20),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[4]|,16 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[4],lpm_add_sub,work
                     |addcore:adder|,16 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[4]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,16 (16),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[4]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[5]|,12 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[5],lpm_add_sub,work
                     |addcore:adder|,12 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[5]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,12 (12),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[5]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[6]|,8 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[6],lpm_add_sub,work
                     |addcore:adder|,8 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[6]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,8 (8),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[6]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |lpm_add_sub:adder[7]|,4 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[7],lpm_add_sub,work
                     |addcore:adder|,4 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[7]|addcore:adder,addcore,work
                        |a_csnbuffer:result_node|,4 (4),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[7]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                  |mpar_add:sub_par_add|,128 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add,mpar_add,work
                     |lpm_add_sub:adder[0]|,30 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0],lpm_add_sub,work
                        |addcore:adder|,30 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder,addcore,work
                           |a_csnbuffer:result_node|,30 (30),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                     |lpm_add_sub:adder[1]|,22 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1],lpm_add_sub,work
                        |addcore:adder|,22 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder,addcore,work
                           |a_csnbuffer:result_node|,22 (22),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                     |lpm_add_sub:adder[2]|,14 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[2],lpm_add_sub,work
                        |addcore:adder|,14 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[2]|addcore:adder,addcore,work
                           |a_csnbuffer:result_node|,14 (14),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                     |lpm_add_sub:adder[3]|,6 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[3],lpm_add_sub,work
                        |addcore:adder|,6 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[3]|addcore:adder,addcore,work
                           |a_csnbuffer:result_node|,6 (6),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                     |mpar_add:sub_par_add|,56 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add,mpar_add,work
                        |lpm_add_sub:adder[0]|,26 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0],lpm_add_sub,work
                           |addcore:adder|,26 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder,addcore,work
                              |a_csnbuffer:result_node|,26 (26),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                        |lpm_add_sub:adder[1]|,10 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[1],lpm_add_sub,work
                           |addcore:adder|,10 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder,addcore,work
                              |a_csnbuffer:result_node|,10 (10),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node,a_csnbuffer,work
                        |mpar_add:sub_par_add|,20 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add,mpar_add,work
                           |lpm_add_sub:adder[0]|,18 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0],lpm_add_sub,work
                              |addcore:adder|,18 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder,addcore,work
                                 |addcore:first_seg_adder|,18 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|addcore:first_seg_adder,addcore,work
                                    |a_csnbuffer:result_node|,18 (18),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|addcore:first_seg_adder|a_csnbuffer:result_node,a_csnbuffer,work
                           |mpar_add:sub_par_add|,2 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add,mpar_add,work
                              |lpm_add_sub:adder[0]|,2 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0],lpm_add_sub,work
                                 |addcore:adder|,2 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder,addcore,work
                                    |addcore:first_seg_adder|,2 (0),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|addcore:first_seg_adder,addcore,work
                                       |a_csnbuffer:result_node|,2 (2),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|addcore:first_seg_adder|a_csnbuffer:result_node,a_csnbuffer,work
               |mul_boothc:booth_enc|,60 (60),0 (0),0,0,0,0,0,0,|try|Datapath:dp|ALUnitHW:alu|lpm_mult:Mult0|multcore:mult_core|mul_boothc:booth_enc,mul_boothc,work
      |BranchSel:bs|,11 (11),0 (0),0,0,0,0,0,0,|try|Datapath:dp|BranchSel:bs,BranchSel,work
      |Datamemory:Dm|,11450 (11450),16384 (16384),0,0,0,0,0,0,|try|Datapath:dp|Datamemory:Dm,Datamemory,work
      |Decoder3by3:dc|,1 (1),0 (0),0,0,0,0,0,0,|try|Datapath:dp|Decoder3by3:dc,Decoder3by3,work
      |InstructionMemory:Imem|,42 (42),0 (0),0,0,0,0,0,0,|try|Datapath:dp|InstructionMemory:Imem,InstructionMemory,work
      |Microprogramming:CU|,26 (26),0 (0),0,0,0,0,0,0,|try|Datapath:dp|Microprogramming:CU,Microprogramming,work
      |Mux2input:muxImmSel|,33 (33),0 (0),0,0,0,0,0,0,|try|Datapath:dp|Mux2input:muxImmSel,Mux2input,work
      |Mux2input:muxJALR|,31 (31),0 (0),0,0,0,0,0,0,|try|Datapath:dp|Mux2input:muxJALR,Mux2input,work
      |Mux2input:muxrdsel|,74 (74),0 (0),0,0,0,0,0,0,|try|Datapath:dp|Mux2input:muxrdsel,Mux2input,work
      |RegFiles:regF|,316 (316),352 (352),0,0,0,0,0,0,|try|Datapath:dp|RegFiles:regF,RegFiles,work
      |adder_32:adder1|,30 (30),0 (0),0,0,0,0,0,0,|try|Datapath:dp|adder_32:adder1,adder_32,work
      |adder_32:adder3|,64 (64),0 (0),0,0,0,0,0,0,|try|Datapath:dp|adder_32:adder3,adder_32,work
      |imm_Gen:immGen|,10 (10),0 (0),0,0,0,0,0,0,|try|Datapath:dp|imm_Gen:immGen,imm_Gen,work
      |pc:pcreg|,0 (0),32 (32),0,0,0,0,0,0,|try|Datapath:dp|pc:pcreg,pc,work
   |hexdigit:H2|,7 (7),0 (0),0,0,0,0,0,0,|try|hexdigit:H2,hexdigit,work
   |hexdigit:H3|,7 (7),0 (0),0,0,0,0,0,0,|try|hexdigit:H3,hexdigit,work
