# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {dds_ad9767_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.dds_ad9767_tb xil_defaultlib.glbl 
# Start time: 15:08:23 on Mar 24,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.dds_ad9767_tb(fast)
# Loading work.dds_ad9767(fast)
# Loading work.dds(fast)
# Loading work.sine_rom(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.square_rom(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast__1)
# Loading work.triangular_rom(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast__2)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast__2)
# Loading work.key_filter(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/dds_ad9767_tb/U_dds_ad9767/*
add wave -position insertpoint sim:/dds_ad9767_tb/U_dds_ad9767/*
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.dds_ad9767_tb(fast)
# Loading work.dds_ad9767(fast)
# Loading work.dds(fast)
# Loading work.sine_rom(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.square_rom(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast__1)
# Loading work.triangular_rom(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast__2)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast__2)
# Loading work.key_filter(fast)
# Loading work.glbl(fast)
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_a.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_sine_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_square_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module dds_ad9767_tb.U_dds_ad9767.U_dds_b.U_triangular_rom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Note: $stop    : ../../../../dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v(71)
#    Time: 130000201 ns  Iteration: 0  Instance: /dds_ad9767_tb
# Break in Module dds_ad9767_tb at ../../../../dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v line 71
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:11:36 on Mar 24,2024
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v 
# -- Compiling module dds_ad9767_tb
# 
# Top level modules:
# 	dds_ad9767_tb
# End time: 15:11:36 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:12:38 on Mar 24,2024
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v 
# -- Compiling module dds_ad9767_tb
# 
# Top level modules:
# 	dds_ad9767_tb
# End time: 15:12:38 on Mar 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Saving layout as "Simulate"
# End time: 15:18:35 on Mar 24,2024, Elapsed time: 0:10:12
# Errors: 0, Warnings: 0
