module drawer (
	input [8:0] x,
	input [8:0] y,
	input frame,
	input clk,
	output wire [15:0] dq,
	output wire w_en,
);

logic drawing;
logic ready_to_draw;
reg write;

assign dq = write ? data : 16'hzzzz;
assign w_en = ~write;

always @* begin
	if(frame) begin
		ready_to_draw = 1;
	end 
	if(drawing) begin
			write <= 1;
			if((y[8:3] == pixelY && x[8:3] == pixelX) ^ (x % 2 ^ y % 2)) begin
				data <= 16'hf800;
			end else begin
				data <= 16'h0000;
			end
			
			if(y == 0 || y == 239 || x == 0 || x == 319) data <= 16'hff0f;
				
			if(y >= 240) begin
				drawing <= 0;
			end
		end else begin 
			write <= 0;
		end 
end 

endmodule 