Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/pn_gen_33.v" into library work
Parsing module <pn_gen_33>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/pipeline_34.v" into library work
Parsing module <pipeline_34>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/rising_edge_detector_11.v" into library work
Parsing module <falling_edge_detector_11>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/question_index_chooser_10.v" into library work
Parsing module <question_index_chooser_10>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_decoder_18.v" into library work
Parsing module <latch_decoder_18>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_decoder2_19.v" into library work
Parsing module <latch_decoder2_19>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/instRom_15.v" into library work
Parsing module <instRom_15>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/hello_world_rom_32.v" into library work
Parsing module <text_rom_32>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/counter_17.v" into library work
Parsing module <counter_17>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/button_conditioner_13.v" into library work
Parsing module <button_conditioner_13>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" into library work
Parsing module <attEffectRom_16>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/statusdecoder_8.v" into library work
Parsing module <statusdecoder_8>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/LCDmodule2_9.v" into library work
Parsing module <lcdmodule2_9>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_controller_3.v" into library work
Parsing module <latch_controller_3>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/cpu_2.v" into library work
Parsing module <cpu_2>.
Analyzing Verilog file "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <cpu_2>.

Elaborating module <question_index_chooser_10>.

Elaborating module <pn_gen_33>.

Elaborating module <falling_edge_detector_11>.

Elaborating module <button_conditioner_13>.

Elaborating module <pipeline_34>.

Elaborating module <instRom_15>.

Elaborating module <attEffectRom_16>.
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 786: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 789: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 792: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 795: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 798: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 801: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 804: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 807: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 810: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 813: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 816: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 819: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 822: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 825: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 828: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 831: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 834: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 837: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 840: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 843: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 846: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 849: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 852: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 855: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 858: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 861: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 864: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 867: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 870: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 873: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 876: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 879: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 882: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 885: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 888: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 891: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 894: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 897: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 900: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 903: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 906: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 909: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 912: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 915: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 918: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 921: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 924: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 927: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 930: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 933: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 936: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 939: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 942: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 945: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 948: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 951: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 954: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 957: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 960: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 963: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 966: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 969: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 972: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 975: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 978: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 981: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 984: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 987: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 990: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 993: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 996: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 999: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1002: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1005: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1008: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1011: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1014: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1017: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1020: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1023: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1026: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1029: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1032: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1035: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1038: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1041: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1044: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1047: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1050: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1053: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1056: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1059: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1062: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1065: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1068: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1071: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1074: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1077: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1080: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1083: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1086: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1089: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1092: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1095: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1098: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1101: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1104: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1107: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1110: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1113: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1116: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1119: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1122: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1125: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1128: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1131: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1134: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1137: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1140: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1143: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1146: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1149: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1152: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1155: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1158: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1161: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1164: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1167: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1170: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1173: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1176: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1179: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1182: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1185: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1188: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1191: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1194: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1197: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1200: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1203: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1206: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1209: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1212: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1215: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v" Line 1218: case condition never applies
WARNING:HDLCompiler:1127 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/cpu_2.v" Line 99: Assignment to difficultysig ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 71: Assignment to M_cpu_attributeWrite ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 72: Assignment to M_cpu_led0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 73: Assignment to M_cpu_led1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 74: Assignment to M_cpu_led2 ignored, since the identifier is never used

Elaborating module <latch_controller_3>.

Elaborating module <counter_17>.

Elaborating module <latch_decoder_18>.

Elaborating module <latch_decoder2_19>.

Elaborating module <statusdecoder_8>.

Elaborating module <lcdmodule2_9>.

Elaborating module <text_rom_32>.
WARNING:HDLCompiler:634 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/hello_world_rom_32.v" Line 17: Net <rom[40959]> does not have a driver.
WARNING:HDLCompiler:1127 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 150: Assignment to M_lcd_ini ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <led0> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <led1> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <led2> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <attr1> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <attr2> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <attr3> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 65: Output port <attributeWrite> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/mojo_top_0.v" line 141: Output port <ini> of the instance <lcd> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 153
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 153
    Found 1-bit tristate buffer for signal <avr_rx> created at line 153
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <cpu_2>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/cpu_2.v".
    Found 25-bit register for signal <M_delaycounter_q>.
    Found 28-bit register for signal <M_harddelaycounter_q>.
    Found 50-bit register for signal <M_qnindexReg_q>.
    Found 1-bit register for signal <M_difficulty_q>.
    Found 13-bit register for signal <M_lcddelaycounter_q>.
    Found 136-bit register for signal <M_reg_q>.
    Found 8-bit subtractor for signal <M_reg_q[135]_M_reg_q[135]_sub_599_OUT> created at line 159.
    Found 8-bit adder for signal <M_reg_q[135]_GND_3_o_add_0_OUT> created at line 114.
    Found 8-bit adder for signal <M_reg_q[135]_M_reg_q[135]_add_450_OUT> created at line 156.
    Found 28-bit adder for signal <M_harddelaycounter_q[27]_GND_3_o_add_2057_OUT> created at line 193.
    Found 25-bit adder for signal <M_delaycounter_q[24]_GND_3_o_add_2353_OUT> created at line 211.
    Found 8-bit adder for signal <n8197> created at line 230.
    Found 8-bit adder for signal <n8200> created at line 230.
    Found 8-bit adder for signal <n9079> created at line 230.
    Found 8-bit adder for signal <M_reg_q[135]_GND_3_o_add_2648_OUT> created at line 230.
    Found 8-bit adder for signal <n8204> created at line 233.
    Found 8-bit adder for signal <n8206> created at line 233.
    Found 13-bit adder for signal <M_lcddelaycounter_q[12]_GND_3_o_add_2932_OUT> created at line 245.
    Found 8-bit adder for signal <n8483> created at line 252.
    Found 8-bit adder for signal <n8480> created at line 255.
    Found 8-bit adder for signal <n8897> created at line 273.
    Found 8-bit shifter logical left for signal <M_reg_q[135]_M_reg_q[135]_shift_left_746_OUT> created at line 162
    Found 8-bit shifter logical right for signal <M_reg_q[135]_M_reg_q[135]_shift_right_894_OUT> created at line 165
    Found 271-bit shifter logical right for signal <n4748> created at line 230
    Found 271-bit shifter logical right for signal <n5033> created at line 230
    Found 271-bit shifter logical right for signal <n5037> created at line 233
    Found 271-bit shifter logical right for signal <n5317> created at line 237
    Found 271-bit shifter logical right for signal <n5321> created at line 252
    Found 99-bit shifter logical right for signal <n5322> created at line 252
    Found 32x3-bit Read Only RAM for signal <_n9223>
    Found 136-bit 30-to-1 multiplexer for signal <M_reg_d> created at line 135.
    Found 8-bit comparator greater for signal <M_reg_q[135]_M_reg_q[135]_LessThan_149_o> created at line 140
    Found 8-bit comparator equal for signal <M_reg_q[135]_M_reg_q[135]_equal_297_o> created at line 143
    Summary:
	inferred   1 RAM(s).
	inferred  15 Adder/Subtractor(s).
	inferred 253 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 2909 Multiplexer(s).
	inferred   8 Combinational logic shifter(s).
Unit <cpu_2> synthesized.

Synthesizing Unit <question_index_chooser_10>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/question_index_chooser_10.v".
    Found 6-bit register for signal <M_question_index_q>.
    Found 6-bit adder for signal <n0024> created at line 34.
    Found 6-bit adder for signal <M_question_index_d> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <question_index_chooser_10> synthesized.

Synthesizing Unit <pn_gen_33>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/pn_gen_33.v".
    Found 32-bit register for signal <M_y_q>.
    Found 32-bit register for signal <M_z_q>.
    Found 32-bit register for signal <M_w_q>.
    Found 32-bit register for signal <M_x_q>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <pn_gen_33> synthesized.

Synthesizing Unit <falling_edge_detector_11>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/rising_edge_detector_11.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <falling_edge_detector_11> synthesized.

Synthesizing Unit <button_conditioner_13>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/button_conditioner_13.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_7_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_13> synthesized.

Synthesizing Unit <pipeline_34>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/pipeline_34.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_34> synthesized.

Synthesizing Unit <instRom_15>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/instRom_15.v".
    Found 256x17-bit Read Only RAM for signal <inst>
    Summary:
	inferred   1 RAM(s).
Unit <instRom_15> synthesized.

Synthesizing Unit <attEffectRom_16>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/attEffectRom_16.v".
    Found 256x5-bit Read Only RAM for signal <eff>
    Summary:
	inferred   1 RAM(s).
Unit <attEffectRom_16> synthesized.

Synthesizing Unit <latch_controller_3>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_controller_3.v".
    Found 5-bit adder for signal <M_ctr_value[2]_GND_13_o_add_5_OUT> created at line 45.
    Found 47-bit shifter logical right for signal <n0015> created at line 42
    Found 3x2-bit multiplier for signal <n0021> created at line 45.
    Found 47-bit shifter logical right for signal <n0018> created at line 45
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <latch_controller_3> synthesized.

Synthesizing Unit <counter_17>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/counter_17.v".
    Found 15-bit register for signal <M_ctr_q>.
    Found 15-bit adder for signal <M_ctr_q[14]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_17> synthesized.

Synthesizing Unit <latch_decoder_18>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_decoder_18.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <latch_decoder_18> synthesized.

Synthesizing Unit <latch_decoder2_19>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/latch_decoder2_19.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <latch_decoder2_19> synthesized.

Synthesizing Unit <statusdecoder_8>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/statusdecoder_8.v".
    Summary:
	no macro.
Unit <statusdecoder_8> synthesized.

Synthesizing Unit <lcdmodule2_9>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/LCDmodule2_9.v".
    Found 8-bit register for signal <M_databus_q>.
    Found 1-bit register for signal <M_rs_q>.
    Found 1-bit register for signal <M_e_q>.
    Found 3-bit register for signal <M_init_q>.
    Found 1-bit register for signal <M_new_screenn_q>.
    Found 1-bit register for signal <M_cleared_q>.
    Found 7-bit register for signal <M_rom_char_pos_q>.
    Found 6-bit register for signal <M_rom_add_q>.
    Found 4-bit register for signal <M_state_q>.
    Found 3-bit register for signal <M_command_q>.
    Found 30-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 23                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <M_rom_address> created at line 81.
    Found 3-bit adder for signal <M_init_q[2]_GND_19_o_add_20_OUT> created at line 171.
    Found 30-bit adder for signal <M_timer_q[29]_GND_19_o_add_43_OUT> created at line 226.
    Found 7-bit adder for signal <M_rom_char_pos_q[6]_GND_19_o_add_46_OUT> created at line 229.
    Found 3-bit comparator greater for signal <M_init_q[2]_PWR_19_o_LessThan_6_o> created at line 121
    Found 30-bit comparator greater for signal <GND_19_o_M_timer_q[29]_LessThan_7_o> created at line 121
    Found 7-bit comparator greater for signal <PWR_19_o_M_rom_char_pos_q[6]_LessThan_34_o> created at line 192
    Found 30-bit comparator greater for signal <GND_19_o_M_timer_q[29]_LessThan_38_o> created at line 203
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcdmodule2_9> synthesized.

Synthesizing Unit <text_rom_32>.
    Related source file is "C:/Users/1001775/Documents/mojo/Kings/work/planAhead/Kings/Kings.srcs/sources_1/imports/verilog/hello_world_rom_32.v".
WARNING:Xst:653 - Signal <rom<40959:640>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 17-bit adder for signal <n0016> created at line 21.
    Found 17-bit adder for signal <n0009> created at line 21.
    Found 6x10-bit multiplier for signal <selector[5]_PWR_20_o_MuLt_0_OUT> created at line 21.
    Found 81919-bit shifter logical right for signal <n0006> created at line 21
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <text_rom_32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x17-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 32x3-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 6
 10x6-bit multiplier                                   : 1
 3x2-bit multiplier                                    : 5
# Adders/Subtractors                                   : 35
 13-bit adder                                          : 1
 15-bit adder                                          : 5
 17-bit adder                                          : 2
 20-bit adder                                          : 2
 25-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 30-bit adder                                          : 1
 5-bit adder                                           : 5
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 11
 8-bit subtractor                                      : 1
# Registers                                            : 33
 1-bit register                                        : 7
 13-bit register                                       : 1
 136-bit register                                      : 1
 15-bit register                                       : 5
 2-bit register                                        : 2
 20-bit register                                       : 2
 25-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 2
 30-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 1
 50-bit register                                       : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 6
 3-bit comparator greater                              : 1
 30-bit comparator greater                             : 2
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2964
 1-bit 2-to-1 multiplexer                              : 118
 13-bit 2-to-1 multiplexer                             : 1
 136-bit 30-to-1 multiplexer                           : 1
 15-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 169
 24-bit 2-to-1 multiplexer                             : 10
 28-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 176
 30-bit 2-to-1 multiplexer                             : 11
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 33
 5-bit 2-to-1 multiplexer                              : 173
 50-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 160
 7-bit 2-to-1 multiplexer                              : 30
 8-bit 2-to-1 multiplexer                              : 2070
# Logic shifters                                       : 19
 271-bit shifter logical right                         : 5
 47-bit shifter logical right                          : 10
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 81919-bit shifter logical right                       : 1
 99-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 3
 32-bit xor2                                           : 1
 32-bit xor4                                           : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <attEffectRom_16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_eff> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <eff>           |          |
    -----------------------------------------------------------------------
Unit <attEffectRom_16> synthesized (advanced).

Synthesizing (advanced) Unit <button_conditioner_13>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_13> synthesized (advanced).

Synthesizing (advanced) Unit <counter_17>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_17> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_2>.
The following registers are absorbed into counter <M_delaycounter_q>: 1 register on signal <M_delaycounter_q>.
The following registers are absorbed into counter <M_lcddelaycounter_q>: 1 register on signal <M_lcddelaycounter_q>.
INFO:Xst:3226 - The RAM <instRom/Mram_inst> will be implemented as a BLOCK RAM, absorbing the following register(s): <M_reg_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 17-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_reg_d<135:128>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <M_instRom_inst> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n9223> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_instRom_inst<16:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpu_2> synthesized (advanced).

Synthesizing (advanced) Unit <latch_controller_3>.
	Multiplier <Mmult_n0021> in block <latch_controller_3> and adder/subtractor <Madd_M_ctr_value[2]_GND_13_o_add_5_OUT> in block <latch_controller_3> are combined into a MAC<Maddsub_n0021>.
Unit <latch_controller_3> synthesized (advanced).

Synthesizing (advanced) Unit <lcdmodule2_9>.
The following registers are absorbed into counter <M_init_q>: 1 register on signal <M_init_q>.
The following registers are absorbed into counter <M_rom_char_pos_q>: 1 register on signal <M_rom_char_pos_q>.
	Multiplier <rom/Mmult_selector[5]_PWR_20_o_MuLt_0_OUT> in block <lcdmodule2_9> and adder/subtractor <rom/Madd_n0016_Madd> in block <lcdmodule2_9> are combined into a MAC<rom/Maddsub_selector[5]_PWR_20_o_MuLt_0_OUT>.
Unit <lcdmodule2_9> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x17-bit single-port block Read Only RAM            : 1
 256x5-bit single-port distributed Read Only RAM       : 1
 32x3-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 6
 10x6-to-16-bit MAC                                    : 1
 3x2-to-5-bit MAC                                      : 5
# Adders/Subtractors                                   : 17
 16-bit adder                                          : 1
 28-bit adder                                          : 1
 30-bit adder                                          : 1
 6-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 9
 8-bit adder carry in                                  : 1
 8-bit subtractor                                      : 1
# Counters                                             : 11
 13-bit up counter                                     : 1
 15-bit up counter                                     : 5
 20-bit up counter                                     : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 410
 Flip-Flops                                            : 410
# Comparators                                          : 6
 3-bit comparator greater                              : 1
 30-bit comparator greater                             : 2
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2956
 1-bit 2-to-1 multiplexer                              : 118
 136-bit 30-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 169
 24-bit 2-to-1 multiplexer                             : 10
 28-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 175
 30-bit 2-to-1 multiplexer                             : 11
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 33
 5-bit 2-to-1 multiplexer                              : 173
 50-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 160
 7-bit 2-to-1 multiplexer                              : 29
 8-bit 2-to-1 multiplexer                              : 2070
# Logic shifters                                       : 19
 271-bit shifter logical right                         : 5
 47-bit shifter logical right                          : 10
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
 81919-bit shifter logical right                       : 1
 99-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 32-bit xor2                                           : 1
 32-bit xor4                                           : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <controller1>, <controller2> of unit <latch_controller_3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <controller1>, <controller3> of unit <latch_controller_3> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mojo_top_0>: instances <controller1>, <controller4> of unit <latch_controller_3> are equivalent, second instance is removed
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lcd/FSM_0> on signal <M_state_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0011  | 0011
 0101  | 0101
 0010  | 0010
 0001  | 0001
 0100  | 0100
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
WARNING:Xst:2973 - All outputs of instance <controller5/decoder1> of block <latch_decoder2_19> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <controller1/decoder1> of block <latch_decoder2_19> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

Optimizing unit <mojo_top_0> ...

Optimizing unit <cpu_2> ...

Optimizing unit <question_index_chooser_10> ...

Optimizing unit <pn_gen_33> ...

Optimizing unit <lcdmodule2_9> ...
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <controller1/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <controller5/ctr/M_ctr_q_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 94.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <cpu/button_cond1/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <cpu/button_cond0/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 507
 Flip-Flops                                            : 507
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2710
#      GND                         : 13
#      INV                         : 12
#      LUT1                        : 134
#      LUT2                        : 187
#      LUT3                        : 125
#      LUT4                        : 79
#      LUT5                        : 490
#      LUT6                        : 991
#      MUXCY                       : 183
#      MUXF7                       : 303
#      MUXF8                       : 2
#      VCC                         : 10
#      XORCY                       : 181
# FlipFlops/Latches                : 509
#      FD                          : 2
#      FDE                         : 181
#      FDR                         : 161
#      FDRE                        : 161
#      FDS                         : 4
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 82
#      IBUF                        : 3
#      OBUF                        : 73
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             509  out of  11440     4%  
 Number of Slice LUTs:                 2020  out of   5720    35%  
    Number used as Logic:              2018  out of   5720    35%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2078
   Number with an unused Flip Flop:    1569  out of   2078    75%  
   Number with an unused LUT:            58  out of   2078     2%  
   Number of fully used LUT-FF pairs:   451  out of   2078    21%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                         118
 Number of bonded IOBs:                  83  out of    102    81%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk                                | BUFGP                         | 513   |
lcd/rom/g_OBUF                     | NONE(lcd/rom/Madd_n0009_Madd1)| 1     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 16.013ns (Maximum Frequency: 62.450MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 7.396ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.013ns (frequency: 62.450MHz)
  Total number of paths / destination ports: 1823358 / 1183
-------------------------------------------------------------------------
Delay:               16.013ns (Levels of Logic = 10)
  Source:            lcd/M_rom_char_pos_q_4 (FF)
  Destination:       lcd/M_databus_q_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lcd/M_rom_char_pos_q_4 to lcd/M_databus_q_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.525   1.306  M_rom_char_pos_q_4 (M_rom_char_pos_q_4)
     LUT5:I0->O            1   0.254   0.682  Msub_M_rom_address_cy<4>11 (Msub_M_rom_address_cy<4>)
     LUT3:I2->O            1   0.254   0.681  Msub_M_rom_address_xor<6>11 (M_rom_address<6>)
     begin scope: 'lcd/rom:address<6>'
     DSP48A1:C9->PCOUT47    1   3.149   0.000  Maddsub_selector[5]_PWR_20_o_MuLt_0_OUT (Madd_n0009_Madd1_PCIN_47)
     DSP48A1:PCIN47->P2  109   2.645   2.345  Madd_n0009_Madd1 (n0009<2>1)
     end scope: 'lcd/rom:n0009<2>1'
     LUT2:I0->O            1   0.250   0.682  Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT520_SW0 (N242)
     LUT6:I5->O            1   0.254   0.790  Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT520 (Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT519)
     LUT6:I4->O            1   0.250   0.682  Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT521 (Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT520)
     LUT6:I5->O            1   0.254   0.682  Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT523 (Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT522)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT544 (M_command_q[2]_M_databus_q[7]_wide_mux_25_OUT<4>)
     FDE:D                     0.074          M_databus_q_4
    ----------------------------------------
    Total                     16.013ns (8.163ns logic, 7.850ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 372 / 34
-------------------------------------------------------------------------
Offset:              7.396ns (Levels of Logic = 7)
  Source:            controller1/ctr/M_ctr_q_12 (FF)
  Destination:       latchout1<1> (PAD)
  Source Clock:      clk rising

  Data Path: controller1/ctr/M_ctr_q_12 to latchout1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.008  M_ctr_q_12 (M_ctr_q_12)
     end scope: 'controller1/ctr:value<0>'
     LUT2:I1->O            1   0.254   0.000  Maddsub_n0021_Madd1_lut<1> (Maddsub_n0021_Madd1_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_n0021_Madd1_cy<1> (Maddsub_n0021_Madd1_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_n0021_Madd1_cy<2> (Maddsub_n0021_Madd1_cy<2>)
     XORCY:CI->O           3   0.206   1.196  Maddsub_n0021_Madd1_xor<3> (Maddsub_n0021_3)
     end scope: 'controller1:Maddsub_n0021_3'
     LUT5:I0->O            4   0.254   0.803  Sh5391 (Sh539)
     OBUF:I->O                 2.912          latchout1_1_OBUF (latchout1<1>)
    ----------------------------------------
    Total                      7.396ns (4.389ns logic, 3.007ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.013|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lcd/rom/g_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.544|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 298.00 secs
Total CPU time to Xst completion: 297.51 secs
 
--> 

Total memory usage is 3009284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  166 (   0 filtered)
Number of infos    :   28 (   0 filtered)

