// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/25/2016 10:03:58"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIOSystem_tb (
	CLK,
	SDRAM_CKE,
	SDRAM_CLK,
	SDRAM_CS_N,
	SDRAM_WE_N,
	SDRAM_CAS_N,
	SDRAM_RAS_N,
	SDRAM_A0,
	SDRAM_A1,
	SDRAM_A2,
	SDRAM_A3,
	SDRAM_A4,
	SDRAM_A5,
	SDRAM_A6,
	SDRAM_A7,
	SDRAM_A8,
	SDRAM_A9,
	SDRAM_A10,
	SDRAM_A11,
	SDRAM_A12,
	SDRAM_BA0,
	SDRAM_BA1,
	SDRAM_DQML,
	SDRAM_DQMH,
	SDRAM_DQ0,
	SDRAM_DQ1,
	SDRAM_DQ2,
	SDRAM_DQ3,
	SDRAM_DQ4,
	SDRAM_DQ5,
	SDRAM_DQ6,
	SDRAM_DQ7,
	SDRAM_DQ8,
	SDRAM_DQ9,
	SDRAM_DQ10,
	SDRAM_DQ11,
	SDRAM_DQ12,
	SDRAM_DQ13,
	SDRAM_DQ14,
	SDRAM_DQ15,
	RXD,
	TXD,
	FLASH_CS,
	FLASH_DO,
	FLASH_WP,
	FLASH_CLK,
	FLASH_DI,
	DS_DP,
	DS_G,
	DS_C,
	DS_D);
input 	CLK;
output 	SDRAM_CKE;
output 	SDRAM_CLK;
output 	SDRAM_CS_N;
output 	SDRAM_WE_N;
output 	SDRAM_CAS_N;
output 	SDRAM_RAS_N;
output 	SDRAM_A0;
output 	SDRAM_A1;
output 	SDRAM_A2;
output 	SDRAM_A3;
output 	SDRAM_A4;
output 	SDRAM_A5;
output 	SDRAM_A6;
output 	SDRAM_A7;
output 	SDRAM_A8;
output 	SDRAM_A9;
output 	SDRAM_A10;
output 	SDRAM_A11;
output 	SDRAM_A12;
output 	SDRAM_BA0;
output 	SDRAM_BA1;
output 	SDRAM_DQML;
output 	SDRAM_DQMH;
inout 	SDRAM_DQ0;
inout 	SDRAM_DQ1;
inout 	SDRAM_DQ2;
inout 	SDRAM_DQ3;
inout 	SDRAM_DQ4;
inout 	SDRAM_DQ5;
inout 	SDRAM_DQ6;
inout 	SDRAM_DQ7;
inout 	SDRAM_DQ8;
inout 	SDRAM_DQ9;
inout 	SDRAM_DQ10;
inout 	SDRAM_DQ11;
inout 	SDRAM_DQ12;
inout 	SDRAM_DQ13;
inout 	SDRAM_DQ14;
inout 	SDRAM_DQ15;
output 	RXD;
input 	TXD;
output 	FLASH_CS;
input 	FLASH_DO;
output 	FLASH_WP;
output 	FLASH_CLK;
output 	FLASH_DI;
output 	DS_DP;
output 	DS_G;
output 	DS_C;
output 	DS_D;

// Design Ports Information
// SDRAM_CKE	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CLK	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CS_N	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_WE_N	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CAS_N	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_RAS_N	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A0	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A1	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A2	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A3	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A4	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A5	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A6	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A7	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A8	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A9	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A10	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A11	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A12	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA0	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA1	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQML	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQMH	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RXD	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_CS	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_WP	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_CLK	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_DI	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_DP	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_G	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_C	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DS_D	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TXD	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ0	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ1	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ2	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ3	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ4	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ5	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ6	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ7	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ8	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ9	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ10	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ11	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ12	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ13	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ14	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ15	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLASH_DO	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \TXD~input_o ;
wire \SDRAM_DQ0~input_o ;
wire \SDRAM_DQ1~input_o ;
wire \SDRAM_DQ2~input_o ;
wire \SDRAM_DQ3~input_o ;
wire \SDRAM_DQ4~input_o ;
wire \SDRAM_DQ5~input_o ;
wire \SDRAM_DQ6~input_o ;
wire \SDRAM_DQ7~input_o ;
wire \SDRAM_DQ8~input_o ;
wire \SDRAM_DQ9~input_o ;
wire \SDRAM_DQ10~input_o ;
wire \SDRAM_DQ11~input_o ;
wire \SDRAM_DQ12~input_o ;
wire \SDRAM_DQ13~input_o ;
wire \SDRAM_DQ14~input_o ;
wire \SDRAM_DQ15~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \state.s_init_pll~feeder_combout ;
wire \state.s_init_pll~q ;
wire \state.s_init~0_combout ;
wire \state.s_init~q ;
wire \Selector5~0_combout ;
wire \restart_system~feeder_combout ;
wire \restart_system~q ;
wire \UART_Link1|loadmem_wordcount[0]~31_combout ;
wire \UART_Link1|loadmem_wordcount[1]~32_combout ;
wire \UART_Link1|data_buffer[32]~2_combout ;
wire \UART_Link1|loadmem_wordcount[1]~33 ;
wire \UART_Link1|loadmem_wordcount[2]~34_combout ;
wire \UART_Link1|loadmem_wordcount[2]~35 ;
wire \UART_Link1|loadmem_wordcount[3]~36_combout ;
wire \UART_Link1|loadmem_wordcount[3]~37 ;
wire \UART_Link1|loadmem_wordcount[4]~38_combout ;
wire \UART_Link1|loadmem_wordcount[4]~39 ;
wire \UART_Link1|loadmem_wordcount[5]~40_combout ;
wire \UART_Link1|loadmem_wordcount[5]~41 ;
wire \UART_Link1|loadmem_wordcount[6]~42_combout ;
wire \UART_Link1|loadmem_wordcount[6]~43 ;
wire \UART_Link1|loadmem_wordcount[7]~44_combout ;
wire \UART_Link1|Equal0~1_combout ;
wire \UART_Link1|Equal0~0_combout ;
wire \UART_Link1|loadmem_wordcount[7]~45 ;
wire \UART_Link1|loadmem_wordcount[8]~46_combout ;
wire \UART_Link1|loadmem_wordcount[8]~47 ;
wire \UART_Link1|loadmem_wordcount[9]~48_combout ;
wire \UART_Link1|loadmem_wordcount[9]~49 ;
wire \UART_Link1|loadmem_wordcount[10]~50_combout ;
wire \UART_Link1|loadmem_wordcount[10]~51 ;
wire \UART_Link1|loadmem_wordcount[11]~52_combout ;
wire \UART_Link1|loadmem_wordcount[11]~53 ;
wire \UART_Link1|loadmem_wordcount[12]~54_combout ;
wire \UART_Link1|loadmem_wordcount[12]~55 ;
wire \UART_Link1|loadmem_wordcount[13]~56_combout ;
wire \UART_Link1|loadmem_wordcount[13]~57 ;
wire \UART_Link1|loadmem_wordcount[14]~58_combout ;
wire \UART_Link1|loadmem_wordcount[14]~59 ;
wire \UART_Link1|loadmem_wordcount[15]~60_combout ;
wire \UART_Link1|Equal0~3_combout ;
wire \UART_Link1|Equal0~2_combout ;
wire \UART_Link1|Equal0~4_combout ;
wire \UART_Link1|Add7~0_combout ;
wire \UART_Link1|sdram_write_wait_ctr~2_combout ;
wire \UART_Link1|loadmem_wordcount[15]~61 ;
wire \UART_Link1|loadmem_wordcount[16]~62_combout ;
wire \UART_Link1|loadmem_wordcount[16]~63 ;
wire \UART_Link1|loadmem_wordcount[17]~64_combout ;
wire \UART_Link1|loadmem_wordcount[17]~65 ;
wire \UART_Link1|loadmem_wordcount[18]~66_combout ;
wire \UART_Link1|loadmem_wordcount[18]~67 ;
wire \UART_Link1|loadmem_wordcount[19]~68_combout ;
wire \UART_Link1|loadmem_wordcount[19]~69 ;
wire \UART_Link1|loadmem_wordcount[20]~70_combout ;
wire \UART_Link1|loadmem_wordcount[20]~71 ;
wire \UART_Link1|loadmem_wordcount[21]~72_combout ;
wire \UART_Link1|loadmem_wordcount[21]~73 ;
wire \UART_Link1|loadmem_wordcount[22]~74_combout ;
wire \UART_Link1|loadmem_wordcount[22]~75 ;
wire \UART_Link1|loadmem_wordcount[23]~76_combout ;
wire \UART_Link1|loadmem_wordcount[23]~77 ;
wire \UART_Link1|loadmem_wordcount[24]~78_combout ;
wire \UART_Link1|loadmem_wordcount[24]~79 ;
wire \UART_Link1|loadmem_wordcount[25]~80_combout ;
wire \UART_Link1|loadmem_wordcount[25]~81 ;
wire \UART_Link1|loadmem_wordcount[26]~82_combout ;
wire \UART_Link1|loadmem_wordcount[26]~83 ;
wire \UART_Link1|loadmem_wordcount[27]~84_combout ;
wire \UART_Link1|loadmem_wordcount[27]~85 ;
wire \UART_Link1|loadmem_wordcount[28]~86_combout ;
wire \UART_Link1|loadmem_wordcount[28]~87 ;
wire \UART_Link1|loadmem_wordcount[29]~88_combout ;
wire \UART_Link1|loadmem_wordcount[29]~89 ;
wire \UART_Link1|loadmem_wordcount[30]~90_combout ;
wire \UART_Link1|loadmem_wordcount[30]~91 ;
wire \UART_Link1|loadmem_wordcount[31]~92_combout ;
wire \UART_Link1|Equal0~8_combout ;
wire \UART_Link1|Equal0~6_combout ;
wire \UART_Link1|Equal0~7_combout ;
wire \UART_Link1|Equal0~5_combout ;
wire \UART_Link1|Equal0~9_combout ;
wire \FLASHMEM_Controller1|Selector53~0_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_null~0_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[0]~33_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_opcode~q ;
wire \FLASHMEM_Controller1|shift_reg_idx[3]~40 ;
wire \FLASHMEM_Controller1|shift_reg_idx[4]~45_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout ;
wire \UART_Link1|Selector352~0_combout ;
wire \UART_Link1|Selector352~1_combout ;
wire \DRAM_Controller1|Add0~0_combout ;
wire \DRAM_Controller1|Add0~47_combout ;
wire \DRAM_Controller1|Add0~1 ;
wire \DRAM_Controller1|Add0~2_combout ;
wire \DRAM_Controller1|Add0~45_combout ;
wire \DRAM_Controller1|Add0~3 ;
wire \DRAM_Controller1|Add0~4_combout ;
wire \DRAM_Controller1|Add0~6_combout ;
wire \DRAM_Controller1|Add0~5 ;
wire \DRAM_Controller1|Add0~7_combout ;
wire \DRAM_Controller1|Add0~46_combout ;
wire \DRAM_Controller1|Equal1~0_combout ;
wire \DRAM_Controller1|Add0~8 ;
wire \DRAM_Controller1|Add0~9_combout ;
wire \DRAM_Controller1|Add0~11_combout ;
wire \DRAM_Controller1|Add0~10 ;
wire \DRAM_Controller1|Add0~12_combout ;
wire \DRAM_Controller1|Add0~14_combout ;
wire \DRAM_Controller1|Add0~13 ;
wire \DRAM_Controller1|Add0~15_combout ;
wire \DRAM_Controller1|Add0~17_combout ;
wire \DRAM_Controller1|Add0~16 ;
wire \DRAM_Controller1|Add0~18_combout ;
wire \DRAM_Controller1|Add0~23_combout ;
wire \DRAM_Controller1|Add0~19 ;
wire \DRAM_Controller1|Add0~20_combout ;
wire \DRAM_Controller1|Add0~22_combout ;
wire \DRAM_Controller1|Add0~21 ;
wire \DRAM_Controller1|Add0~24_combout ;
wire \DRAM_Controller1|Add0~26_combout ;
wire \DRAM_Controller1|Add0~25 ;
wire \DRAM_Controller1|Add0~27_combout ;
wire \DRAM_Controller1|Add0~29_combout ;
wire \DRAM_Controller1|Add0~28 ;
wire \DRAM_Controller1|Add0~30_combout ;
wire \DRAM_Controller1|Add0~32_combout ;
wire \DRAM_Controller1|Add0~31 ;
wire \DRAM_Controller1|Add0~33_combout ;
wire \DRAM_Controller1|Add0~35_combout ;
wire \DRAM_Controller1|Equal2~1_combout ;
wire \DRAM_Controller1|Equal2~0_combout ;
wire \DRAM_Controller1|Add0~34 ;
wire \DRAM_Controller1|Add0~36_combout ;
wire \DRAM_Controller1|Add0~38_combout ;
wire \DRAM_Controller1|Add0~37 ;
wire \DRAM_Controller1|Add0~39_combout ;
wire \DRAM_Controller1|Add0~41_combout ;
wire \DRAM_Controller1|Add0~40 ;
wire \DRAM_Controller1|Add0~42_combout ;
wire \DRAM_Controller1|Add0~44_combout ;
wire \DRAM_Controller1|Equal2~2_combout ;
wire \DRAM_Controller1|Equal1~1_combout ;
wire \DRAM_Controller1|Equal5~0_combout ;
wire \DRAM_Controller1|state~44_combout ;
wire \DRAM_Controller1|state.s_startup~q ;
wire \DRAM_Controller1|Selector40~0_combout ;
wire \DRAM_Controller1|ready_for_new~q ;
wire \uart_link_enable~1_combout ;
wire \uart_link_enable~feeder_combout ;
wire \uart_link_enable~q ;
wire \UART_Link1|fmem_fsm_jumping~q ;
wire \UART_Link1|Selector370~0_combout ;
wire \UART_Link1|Selector74~0_combout ;
wire \UART_Link1|Selector370~1_combout ;
wire \UART_Link1|fmem_returned~q ;
wire \UART_Link1|fmem_write_enable_next_state~37_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q ;
wire \UART_Link1|fmem_wait_next_state~36_combout ;
wire \UART_Link1|fmem_wait_next_state~37_combout ;
wire \UART_Link1|fmem_wait_next_state.s_fmem_write_page~q ;
wire \UART_Link1|state~36_combout ;
wire \UART_Link1|sdram_write_wait_ctr[0]~0_combout ;
wire \UART_Link1|fmem_wait_next_state~39_combout ;
wire \UART_Link1|fmem_wait_next_state.s_fmem_read_page_done~q ;
wire \UART_Link1|state~42_combout ;
wire \UART_Link1|state.s_fmem_read_page_done~q ;
wire \UART_Link1|Selector62~0_combout ;
wire \UART_Link1|state.s_init_done~q ;
wire \UART_Link1|fmem_write_enable_next_state.s_init~0_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_init~q ;
wire \UART_Link1|fmem_wait_next_state~40_combout ;
wire \UART_Link1|fmem_wait_next_state.s_init~q ;
wire \UART_Link1|state~44_combout ;
wire \UART_Link1|state.s_init~q ;
wire \UART_Link1|Selector60~0_combout ;
wire \UART_Link1|loading_memory~q ;
wire \UART_Link1|state.s_listen~1_combout ;
wire \UART_Link1|fmem_wait_next_state.s_listen~q ;
wire \UART_Link1|state.s_listen~0_combout ;
wire \UART_Link1|state.s_listen~2_combout ;
wire \UART_Link1|state.s_listen~q ;
wire \UART_Link1|state~37_combout ;
wire \UART_Link1|state~38_combout ;
wire \UART_Link1|state.s_fmem_write_page~q ;
wire \UART_Link1|fmem_write_enable_next_state~36_combout ;
wire \UART_Link1|state.s_fmem_write_enable~q ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder_combout ;
wire \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q ;
wire \UART_Link1|fmem_wait_next_state~38_combout ;
wire \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q ;
wire \UART_Link1|state~39_combout ;
wire \UART_Link1|state.s_fmem_erase_sector~q ;
wire \UART_Link1|iob_fmem_instruction[1]~6_combout ;
wire \UART_Link1|iob_fmem_instruction[0]~4_combout ;
wire \UART_Link1|iob_fmem_instruction[0]~5_combout ;
wire \FLASHMEM_Controller1|flash_opcode~3_combout ;
wire \FLASHMEM_Controller1|flash_opcode~0_combout ;
wire \FLASHMEM_Controller1|flash_opcode~4_combout ;
wire \FLASHMEM_Controller1|state~12_combout ;
wire \FLASH_DO~input_o ;
wire \FLASHMEM_Controller1|Selector46~0_combout ;
wire \FLASHMEM_Controller1|Equal5~0_combout ;
wire \FLASHMEM_Controller1|Selector46~1_combout ;
wire \FLASHMEM_Controller1|Selector46~2_combout ;
wire \FLASHMEM_Controller1|state~14_combout ;
wire \FLASHMEM_Controller1|busy_wait~0_combout ;
wire \FLASHMEM_Controller1|busy_wait~q ;
wire \FLASHMEM_Controller1|flash_opcode[0]~1_combout ;
wire \FLASHMEM_Controller1|flash_opcode[0]~2_combout ;
wire \FLASHMEM_Controller1|Equal7~0_combout ;
wire \FLASHMEM_Controller1|Equal1~0_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[31]~43_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[4]~46 ;
wire \FLASHMEM_Controller1|shift_reg_idx[5]~47_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[5]~48 ;
wire \FLASHMEM_Controller1|shift_reg_idx[6]~49_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[6]~50 ;
wire \FLASHMEM_Controller1|shift_reg_idx[7]~51_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[7]~52 ;
wire \FLASHMEM_Controller1|shift_reg_idx[8]~53_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[8]~54 ;
wire \FLASHMEM_Controller1|shift_reg_idx[9]~55_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[9]~56 ;
wire \FLASHMEM_Controller1|shift_reg_idx[10]~57_combout ;
wire \FLASHMEM_Controller1|main_proc~8_combout ;
wire \FLASHMEM_Controller1|main_proc~9_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[10]~58 ;
wire \FLASHMEM_Controller1|shift_reg_idx[11]~59_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[11]~60 ;
wire \FLASHMEM_Controller1|shift_reg_idx[12]~61_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[12]~62 ;
wire \FLASHMEM_Controller1|shift_reg_idx[13]~63_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[13]~64 ;
wire \FLASHMEM_Controller1|shift_reg_idx[14]~65_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[14]~66 ;
wire \FLASHMEM_Controller1|shift_reg_idx[15]~67_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[15]~68 ;
wire \FLASHMEM_Controller1|shift_reg_idx[16]~69_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[16]~70 ;
wire \FLASHMEM_Controller1|shift_reg_idx[17]~71_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[17]~72 ;
wire \FLASHMEM_Controller1|shift_reg_idx[18]~73_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[18]~74 ;
wire \FLASHMEM_Controller1|shift_reg_idx[19]~75_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[19]~76 ;
wire \FLASHMEM_Controller1|shift_reg_idx[20]~77_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[20]~78 ;
wire \FLASHMEM_Controller1|shift_reg_idx[21]~79_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[21]~80 ;
wire \FLASHMEM_Controller1|shift_reg_idx[22]~81_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[22]~82 ;
wire \FLASHMEM_Controller1|shift_reg_idx[23]~83_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[23]~84 ;
wire \FLASHMEM_Controller1|shift_reg_idx[24]~85_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[24]~86 ;
wire \FLASHMEM_Controller1|shift_reg_idx[25]~87_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[25]~88 ;
wire \FLASHMEM_Controller1|shift_reg_idx[26]~89_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[26]~90 ;
wire \FLASHMEM_Controller1|shift_reg_idx[27]~91_combout ;
wire \FLASHMEM_Controller1|main_proc~5_combout ;
wire \FLASHMEM_Controller1|main_proc~3_combout ;
wire \FLASHMEM_Controller1|main_proc~2_combout ;
wire \FLASHMEM_Controller1|main_proc~0_combout ;
wire \FLASHMEM_Controller1|main_proc~1_combout ;
wire \FLASHMEM_Controller1|main_proc~4_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[27]~92 ;
wire \FLASHMEM_Controller1|shift_reg_idx[28]~93_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[28]~94 ;
wire \FLASHMEM_Controller1|shift_reg_idx[29]~95_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[29]~96 ;
wire \FLASHMEM_Controller1|shift_reg_idx[30]~97_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[30]~98 ;
wire \FLASHMEM_Controller1|shift_reg_idx[31]~99_combout ;
wire \FLASHMEM_Controller1|main_proc~6_combout ;
wire \FLASHMEM_Controller1|main_proc~7_combout ;
wire \FLASHMEM_Controller1|Equal2~0_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[15]~41_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[0]~34 ;
wire \FLASHMEM_Controller1|shift_reg_idx[1]~35_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[1]~36 ;
wire \FLASHMEM_Controller1|shift_reg_idx[2]~37_combout ;
wire \FLASHMEM_Controller1|shift_reg_idx[2]~38 ;
wire \FLASHMEM_Controller1|shift_reg_idx[3]~39_combout ;
wire \FLASHMEM_Controller1|Equal0~0_combout ;
wire \FLASHMEM_Controller1|trans_state~12_combout ;
wire \FLASHMEM_Controller1|Selector63~8_combout ;
wire \FLASHMEM_Controller1|Equal6~0_combout ;
wire \FLASHMEM_Controller1|Selector63~9_combout ;
wire \FLASHMEM_Controller1|Equal9~0_combout ;
wire \FLASHMEM_Controller1|main_proc~10_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[6]~0_combout ;
wire \FLASHMEM_Controller1|main_proc~11_combout ;
wire \FLASHMEM_Controller1|trans_state~13_combout ;
wire \FLASHMEM_Controller1|trans_state~14_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_null~q ;
wire \FLASHMEM_Controller1|flash_opcode~5_combout ;
wire \FLASHMEM_Controller1|Selector2~1_combout ;
wire \FLASHMEM_Controller1|Equal0~1_combout ;
wire \FLASHMEM_Controller1|Selector2~0_combout ;
wire \FLASHMEM_Controller1|Selector2~2_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_addr~q ;
wire \FLASHMEM_Controller1|Selector3~0_combout ;
wire \FLASHMEM_Controller1|Selector3~1_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_data~q ;
wire \FLASHMEM_Controller1|Selector5~0_combout ;
wire \FLASHMEM_Controller1|Selector4~0_combout ;
wire \FLASHMEM_Controller1|Selector4~1_combout ;
wire \FLASHMEM_Controller1|trans_state.s_trans_finish~q ;
wire \FLASHMEM_Controller1|state~13_combout ;
wire \FLASHMEM_Controller1|Selector53~1_combout ;
wire \FLASHMEM_Controller1|state.s_idle~q ;
wire \FLASHMEM_Controller1|Selector54~0_combout ;
wire \FLASHMEM_Controller1|Selector54~1_combout ;
wire \FLASHMEM_Controller1|ready~q ;
wire \UART_Link1|Selector77~0_combout ;
wire \UART_Link1|Selector77~1_combout ;
wire \UART_Link1|state.s_fmem_control_wait~q ;
wire \UART_Link1|state~40_combout ;
wire \UART_Link1|state~43_combout ;
wire \UART_Link1|state.s_sdram_write~q ;
wire \UART_Link1|Selector69~0_combout ;
wire \UART_Link1|state.s_sdram_write_wait~feeder_combout ;
wire \UART_Link1|state.s_sdram_write_wait~q ;
wire \UART_Link1|sdram_write_wait_ctr[0]~1_combout ;
wire \UART_Link1|Add7~1 ;
wire \UART_Link1|Add7~2_combout ;
wire \UART_Link1|sdram_write_wait_ctr[1]~33_combout ;
wire \UART_Link1|Add7~3 ;
wire \UART_Link1|Add7~4_combout ;
wire \UART_Link1|sdram_write_wait_ctr~3_combout ;
wire \UART_Link1|Add7~5 ;
wire \UART_Link1|Add7~6_combout ;
wire \UART_Link1|sdram_write_wait_ctr~4_combout ;
wire \UART_Link1|Add7~7 ;
wire \UART_Link1|Add7~8_combout ;
wire \UART_Link1|sdram_write_wait_ctr~5_combout ;
wire \UART_Link1|Add7~9 ;
wire \UART_Link1|Add7~10_combout ;
wire \UART_Link1|sdram_write_wait_ctr~6_combout ;
wire \UART_Link1|Add7~11 ;
wire \UART_Link1|Add7~12_combout ;
wire \UART_Link1|sdram_write_wait_ctr~7_combout ;
wire \UART_Link1|Add7~13 ;
wire \UART_Link1|Add7~14_combout ;
wire \UART_Link1|sdram_write_wait_ctr~8_combout ;
wire \UART_Link1|Add7~15 ;
wire \UART_Link1|Add7~16_combout ;
wire \UART_Link1|sdram_write_wait_ctr~9_combout ;
wire \UART_Link1|Add7~17 ;
wire \UART_Link1|Add7~18_combout ;
wire \UART_Link1|sdram_write_wait_ctr~10_combout ;
wire \UART_Link1|Add7~19 ;
wire \UART_Link1|Add7~20_combout ;
wire \UART_Link1|sdram_write_wait_ctr~11_combout ;
wire \UART_Link1|Add7~21 ;
wire \UART_Link1|Add7~22_combout ;
wire \UART_Link1|sdram_write_wait_ctr~12_combout ;
wire \UART_Link1|Add7~23 ;
wire \UART_Link1|Add7~24_combout ;
wire \UART_Link1|sdram_write_wait_ctr~13_combout ;
wire \UART_Link1|Add7~25 ;
wire \UART_Link1|Add7~26_combout ;
wire \UART_Link1|sdram_write_wait_ctr~14_combout ;
wire \UART_Link1|Add7~27 ;
wire \UART_Link1|Add7~28_combout ;
wire \UART_Link1|sdram_write_wait_ctr~15_combout ;
wire \UART_Link1|Add7~29 ;
wire \UART_Link1|Add7~30_combout ;
wire \UART_Link1|sdram_write_wait_ctr~16_combout ;
wire \UART_Link1|Add7~31 ;
wire \UART_Link1|Add7~32_combout ;
wire \UART_Link1|sdram_write_wait_ctr~23_combout ;
wire \UART_Link1|Add7~33 ;
wire \UART_Link1|Add7~34_combout ;
wire \UART_Link1|sdram_write_wait_ctr~24_combout ;
wire \UART_Link1|sdram_write_wait_ctr[17]~feeder_combout ;
wire \UART_Link1|Add7~35 ;
wire \UART_Link1|Add7~36_combout ;
wire \UART_Link1|sdram_write_wait_ctr~17_combout ;
wire \UART_Link1|Add7~37 ;
wire \UART_Link1|Add7~38_combout ;
wire \UART_Link1|sdram_write_wait_ctr~18_combout ;
wire \UART_Link1|Add7~39 ;
wire \UART_Link1|Add7~40_combout ;
wire \UART_Link1|sdram_write_wait_ctr~19_combout ;
wire \UART_Link1|Add7~41 ;
wire \UART_Link1|Add7~42_combout ;
wire \UART_Link1|sdram_write_wait_ctr~20_combout ;
wire \UART_Link1|Add7~43 ;
wire \UART_Link1|Add7~44_combout ;
wire \UART_Link1|sdram_write_wait_ctr~21_combout ;
wire \UART_Link1|Add7~45 ;
wire \UART_Link1|Add7~46_combout ;
wire \UART_Link1|sdram_write_wait_ctr~22_combout ;
wire \UART_Link1|Add7~47 ;
wire \UART_Link1|Add7~48_combout ;
wire \UART_Link1|sdram_write_wait_ctr~25_combout ;
wire \UART_Link1|Add7~49 ;
wire \UART_Link1|Add7~50_combout ;
wire \UART_Link1|sdram_write_wait_ctr~26_combout ;
wire \UART_Link1|Add7~51 ;
wire \UART_Link1|Add7~52_combout ;
wire \UART_Link1|sdram_write_wait_ctr~27_combout ;
wire \UART_Link1|Add7~53 ;
wire \UART_Link1|Add7~54_combout ;
wire \UART_Link1|sdram_write_wait_ctr~28_combout ;
wire \UART_Link1|Add7~55 ;
wire \UART_Link1|Add7~56_combout ;
wire \UART_Link1|sdram_write_wait_ctr~29_combout ;
wire \UART_Link1|Add7~57 ;
wire \UART_Link1|Add7~58_combout ;
wire \UART_Link1|sdram_write_wait_ctr~30_combout ;
wire \UART_Link1|Add7~59 ;
wire \UART_Link1|Add7~60_combout ;
wire \UART_Link1|sdram_write_wait_ctr~31_combout ;
wire \UART_Link1|Add7~61 ;
wire \UART_Link1|Add7~62_combout ;
wire \UART_Link1|sdram_write_wait_ctr~32_combout ;
wire \UART_Link1|Equal7~9_combout ;
wire \UART_Link1|Equal7~8_combout ;
wire \UART_Link1|Equal7~3_combout ;
wire \UART_Link1|Equal7~1_combout ;
wire \UART_Link1|Equal7~0_combout ;
wire \UART_Link1|Equal7~2_combout ;
wire \UART_Link1|Equal7~4_combout ;
wire \UART_Link1|Equal7~5_combout ;
wire \UART_Link1|Equal7~6_combout ;
wire \UART_Link1|Equal7~7_combout ;
wire \UART_Link1|Equal7~10_combout ;
wire \UART_Link1|Selector63~0_combout ;
wire \UART_Link1|Selector63~1_combout ;
wire \UART_Link1|state.s_load_fmem~q ;
wire \UART_Link1|data_buffer[16]~0_combout ;
wire \UART_Link1|load_mem_fsm~0_combout ;
wire \UART_Link1|load_mem_fsm~q ;
wire \UART_Link1|state~41_combout ;
wire \UART_Link1|state.s_fmem_read_page~q ;
wire \UART_Link1|iob_fmem_enable~0_combout ;
wire \UART_Link1|Selector334~0_combout ;
wire \UART_Link1|Selector334~1_combout ;
wire \UART_Link1|iob_fmem_enable~q ;
wire \FLASHMEM_Controller1|Selector52~0_combout ;
wire \FLASHMEM_Controller1|Selector52~1_combout ;
wire \FLASHMEM_Controller1|state.s_control~q ;
wire \FLASHMEM_Controller1|state.s_wait_reset~0_combout ;
wire \FLASHMEM_Controller1|Selector50~0_combout ;
wire \FLASHMEM_Controller1|state.s_reset~q ;
wire \FLASHMEM_Controller1|state.s_reset_done~feeder_combout ;
wire \FLASHMEM_Controller1|state.s_reset_done~q ;
wire \FLASHMEM_Controller1|state.s_wait_reset~1_combout ;
wire \FLASHMEM_Controller1|state.s_wait_reset~2_combout ;
wire \FLASHMEM_Controller1|state.s_wait_reset~q ;
wire \FLASHMEM_Controller1|Selector47~0_combout ;
wire \FLASHMEM_Controller1|reset_done~q ;
wire \UART_Link1|ready~0_combout ;
wire \UART_Link1|ready~q ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \state.s_init_wait~q ;
wire \uart_link_enable~0_combout ;
wire \state.s_idle~0_combout ;
wire \state.s_idle~q ;
wire \Selector0~0_combout ;
wire \pll_reset~q ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \DRAM_Controller1|iob_cke~0_combout ;
wire \DRAM_Controller1|iob_cke~q ;
wire \DRAM_Controller1|Equal1~2_combout ;
wire \DRAM_Controller1|Equal4~0_combout ;
wire \DRAM_Controller1|Equal2~3_combout ;
wire \DRAM_Controller1|Equal3~0_combout ;
wire \DRAM_Controller1|Selector2~0_combout ;
wire \DRAM_Controller1|Selector2~1_combout ;
wire \DRAM_Controller1|Add1~0_combout ;
wire \DRAM_Controller1|Add1~1 ;
wire \DRAM_Controller1|Add1~2_combout ;
wire \DRAM_Controller1|refresh_count~1_combout ;
wire \DRAM_Controller1|Add1~3 ;
wire \DRAM_Controller1|Add1~4_combout ;
wire \DRAM_Controller1|refresh_count~0_combout ;
wire \DRAM_Controller1|Add1~5 ;
wire \DRAM_Controller1|Add1~6_combout ;
wire \DRAM_Controller1|Add1~7 ;
wire \DRAM_Controller1|Add1~8_combout ;
wire \DRAM_Controller1|Add1~9 ;
wire \DRAM_Controller1|Add1~10_combout ;
wire \DRAM_Controller1|Add1~11 ;
wire \DRAM_Controller1|Add1~12_combout ;
wire \DRAM_Controller1|Add1~13 ;
wire \DRAM_Controller1|Add1~14_combout ;
wire \DRAM_Controller1|refresh_count~2_combout ;
wire \DRAM_Controller1|Equal0~1_combout ;
wire \DRAM_Controller1|Add1~15 ;
wire \DRAM_Controller1|Add1~16_combout ;
wire \DRAM_Controller1|refresh_count~3_combout ;
wire \DRAM_Controller1|Add1~17 ;
wire \DRAM_Controller1|Add1~18_combout ;
wire \DRAM_Controller1|Equal0~0_combout ;
wire \DRAM_Controller1|Equal0~2_combout ;
wire \DRAM_Controller1|Selector18~0_combout ;
wire \DRAM_Controller1|pending_refresh~q ;
wire \DRAM_Controller1|Selector23~0_combout ;
wire \DRAM_Controller1|state.s_idle_in_6~q ;
wire \DRAM_Controller1|state~49_combout ;
wire \DRAM_Controller1|state.s_idle_in_5~q ;
wire \DRAM_Controller1|state~48_combout ;
wire \DRAM_Controller1|state.s_idle_in_4~q ;
wire \DRAM_Controller1|state~47_combout ;
wire \DRAM_Controller1|state.s_idle_in_3~q ;
wire \DRAM_Controller1|state~46_combout ;
wire \DRAM_Controller1|state.s_idle_in_2~q ;
wire \DRAM_Controller1|state~45_combout ;
wire \DRAM_Controller1|state.s_idle_in_1~q ;
wire \DRAM_Controller1|Selector29~0_combout ;
wire \DRAM_Controller1|Selector29~1_combout ;
wire \DRAM_Controller1|state.s_idle~q ;
wire \DRAM_Controller1|Selector1~0_combout ;
wire \DRAM_Controller1|Selector1~1_combout ;
wire \DRAM_Controller1|iob_command~0_combout ;
wire \DRAM_Controller1|Selector0~0_combout ;
wire \DRAM_Controller1|Selector15~0_combout ;
wire \DRAM_Controller1|iob_address[0]~feeder_combout ;
wire \DRAM_Controller1|Selector5~0_combout ;
wire \DRAM_Controller1|iob_dqm[1]~feeder_combout ;
wire \DRAM_Controller1|iob_dqm[0]~feeder_combout ;
wire \UART_Controller1|tx_baud_counter[0]~10_combout ;
wire \UART_Controller1|tx_baud_counter[1]~18_combout ;
wire \UART_Controller1|tx_baud_counter[0]~11 ;
wire \UART_Controller1|tx_baud_counter[1]~12_combout ;
wire \UART_Controller1|tx_baud_counter[1]~13 ;
wire \UART_Controller1|tx_baud_counter[2]~14_combout ;
wire \UART_Controller1|tx_baud_counter[2]~15 ;
wire \UART_Controller1|tx_baud_counter[3]~16_combout ;
wire \UART_Controller1|Equal4~0_combout ;
wire \UART_Controller1|tx_baud_counter[3]~17 ;
wire \UART_Controller1|tx_baud_counter[4]~19_combout ;
wire \UART_Controller1|tx_baud_counter[4]~20 ;
wire \UART_Controller1|tx_baud_counter[5]~21_combout ;
wire \UART_Controller1|tx_baud_counter[5]~22 ;
wire \UART_Controller1|tx_baud_counter[6]~23_combout ;
wire \UART_Controller1|tx_baud_counter[6]~24 ;
wire \UART_Controller1|tx_baud_counter[7]~25_combout ;
wire \UART_Controller1|tx_baud_counter[7]~26 ;
wire \UART_Controller1|tx_baud_counter[8]~27_combout ;
wire \UART_Controller1|tx_baud_counter[8]~28 ;
wire \UART_Controller1|tx_baud_counter[9]~29_combout ;
wire \UART_Controller1|Equal4~1_combout ;
wire \UART_Controller1|Equal4~2_combout ;
wire \UART_Controller1|tx_baud_tick~0_combout ;
wire \UART_Controller1|tx_baud_tick~q ;
wire \UART_Controller1|uart_tx_state~11_combout ;
wire \UART_Controller1|uart_tx_state~12_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_data~q ;
wire \UART_Controller1|uart_tx_count~3_combout ;
wire \UART_Controller1|uart_tx_count[0]~2_combout ;
wire \UART_Controller1|uart_tx_count[0]~0_combout ;
wire \UART_Controller1|uart_tx_count~4_combout ;
wire \UART_Controller1|uart_tx_count~1_combout ;
wire \UART_Controller1|uart_tx_state~8_combout ;
wire \UART_Controller1|uart_tx_state~9_combout ;
wire \UART_Controller1|uart_tx_state~10_combout ;
wire \UART_Controller1|uart_tx_state.tx_send_stop_bit~q ;
wire \UART_Controller1|uart_tx_data~0_combout ;
wire \UART_Controller1|uart_tx_data~1_combout ;
wire \UART_Controller1|uart_tx_data~q ;
wire \FLASHMEM_Controller1|Selector48~0_combout ;
wire \FLASHMEM_Controller1|Selector48~1_combout ;
wire \FLASHMEM_Controller1|iob_flash_cs~q ;
wire \FLASHMEM_Controller1|Selector4~2_combout ;
wire \FLASHMEM_Controller1|Selector5~1_combout ;
wire \FLASHMEM_Controller1|Selector5~2_combout ;
wire \FLASHMEM_Controller1|sck_sched_fall~q ;
wire \FLASHMEM_Controller1|sck_en_fall~0_combout ;
wire \FLASHMEM_Controller1|sck_en_fall~q ;
wire \FLASHMEM_Controller1|Selector38~0_combout ;
wire \FLASHMEM_Controller1|sck_en~q ;
wire \FLASHMEM_Controller1|sck~0_combout ;
wire \UART_Link1|fmem_pages_loaded[0]~21_combout ;
wire \UART_Link1|fmem_pages_loaded[1]~22_combout ;
wire \UART_Link1|data_buffer[23]~3_combout ;
wire \UART_Link1|fmem_pages_loaded[1]~23 ;
wire \UART_Link1|fmem_pages_loaded[2]~24_combout ;
wire \UART_Link1|fmem_pages_loaded[2]~25 ;
wire \UART_Link1|fmem_pages_loaded[3]~26_combout ;
wire \UART_Link1|fmem_pages_loaded[3]~27 ;
wire \UART_Link1|fmem_pages_loaded[4]~28_combout ;
wire \UART_Link1|fmem_pages_loaded[4]~29 ;
wire \UART_Link1|fmem_pages_loaded[5]~30_combout ;
wire \UART_Link1|fmem_pages_loaded[5]~31 ;
wire \UART_Link1|fmem_pages_loaded[6]~32_combout ;
wire \UART_Link1|fmem_pages_loaded[6]~33 ;
wire \UART_Link1|fmem_pages_loaded[7]~34_combout ;
wire \UART_Link1|fmem_pages_loaded[7]~35 ;
wire \UART_Link1|fmem_pages_loaded[8]~36_combout ;
wire \UART_Link1|fmem_pages_loaded[8]~37 ;
wire \UART_Link1|fmem_pages_loaded[9]~38_combout ;
wire \UART_Link1|fmem_pages_loaded[9]~39 ;
wire \UART_Link1|fmem_pages_loaded[10]~40_combout ;
wire \UART_Link1|fmem_pages_loaded[10]~41 ;
wire \UART_Link1|fmem_pages_loaded[11]~42_combout ;
wire \UART_Link1|fmem_pages_loaded[11]~43 ;
wire \UART_Link1|fmem_pages_loaded[12]~44_combout ;
wire \UART_Link1|fmem_pages_loaded[12]~45 ;
wire \UART_Link1|fmem_pages_loaded[13]~46_combout ;
wire \UART_Link1|fmem_pages_loaded[13]~47 ;
wire \UART_Link1|fmem_pages_loaded[14]~48_combout ;
wire \UART_Link1|fmem_pages_loaded[14]~49 ;
wire \UART_Link1|fmem_pages_loaded[15]~50_combout ;
wire \UART_Link1|Selector124~0_combout ;
wire \UART_Link1|iob_fmem_address[17]~feeder_combout ;
wire \UART_Link1|iob_fmem_address[23]~2_combout ;
wire \FLASHMEM_Controller1|flash_addr[17]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[16]~0_combout ;
wire \UART_Link1|Selector125~0_combout ;
wire \UART_Link1|iob_fmem_address[16]~feeder_combout ;
wire \UART_Link1|fmem_pages_loaded[15]~51 ;
wire \UART_Link1|fmem_pages_loaded[16]~52_combout ;
wire \UART_Link1|Selector123~0_combout ;
wire \UART_Link1|iob_fmem_address[18]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[18]~feeder_combout ;
wire \UART_Link1|fmem_pages_loaded[16]~53 ;
wire \UART_Link1|fmem_pages_loaded[17]~54_combout ;
wire \UART_Link1|Selector122~0_combout ;
wire \UART_Link1|iob_fmem_address[19]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux1~10_combout ;
wire \FLASHMEM_Controller1|Mux1~11_combout ;
wire \UART_Link1|fmem_pages_loaded[17]~55 ;
wire \UART_Link1|fmem_pages_loaded[18]~56_combout ;
wire \UART_Link1|fmem_pages_loaded[18]~57 ;
wire \UART_Link1|fmem_pages_loaded[19]~58_combout ;
wire \UART_Link1|fmem_pages_loaded[19]~59 ;
wire \UART_Link1|fmem_pages_loaded[20]~60_combout ;
wire \UART_Link1|Selector119~0_combout ;
wire \UART_Link1|iob_fmem_address[22]~feeder_combout ;
wire \UART_Link1|Selector121~0_combout ;
wire \UART_Link1|iob_fmem_address[20]~feeder_combout ;
wire \UART_Link1|Selector120~0_combout ;
wire \UART_Link1|iob_fmem_address[21]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[21]~feeder_combout ;
wire \UART_Link1|fmem_pages_loaded[20]~61 ;
wire \UART_Link1|fmem_pages_loaded[21]~62_combout ;
wire \UART_Link1|data_buffer[23]~1_combout ;
wire \FLASHMEM_Controller1|Mux1~12_combout ;
wire \FLASHMEM_Controller1|Mux1~13_combout ;
wire \FLASHMEM_Controller1|Selector63~7_combout ;
wire \FLASHMEM_Controller1|Selector63~6_combout ;
wire \FLASHMEM_Controller1|Selector63~12_combout ;
wire \FLASHMEM_Controller1|Decoder0~0_combout ;
wire \FLASHMEM_Controller1|Decoder0~3_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[25]~18_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[27]~29_combout ;
wire \FLASHMEM_Controller1|data_read[27]~feeder_combout ;
wire \FLASHMEM_Controller1|data_read[0]~0_combout ;
wire \UART_Link1|fmem_save_data[27]~feeder_combout ;
wire \UART_Link1|fmem_save_data[0]~0_combout ;
wire \UART_Link1|iob_fmem_data_write[27]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[0]~0_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[27]~feeder_combout ;
wire \FLASHMEM_Controller1|Decoder0~7_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[31]~30_combout ;
wire \FLASHMEM_Controller1|data_read[31]~feeder_combout ;
wire \UART_Link1|fmem_save_data[31]~feeder_combout ;
wire \UART_Link1|data_buffer[63]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[31]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~14_combout ;
wire \FLASHMEM_Controller1|Decoder0~2_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[26]~31_combout ;
wire \FLASHMEM_Controller1|data_read[26]~feeder_combout ;
wire \UART_Link1|fmem_save_data[26]~feeder_combout ;
wire \UART_Link1|data_buffer[58]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[26]~feeder_combout ;
wire \FLASHMEM_Controller1|Decoder0~5_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[30]~28_combout ;
wire \FLASHMEM_Controller1|data_read[30]~feeder_combout ;
wire \UART_Link1|fmem_save_data[30]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[30]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[30]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~15_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[22]~23_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[22]~24_combout ;
wire \UART_Link1|iob_fmem_data_write[22]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[22]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[18]~27_combout ;
wire \FLASHMEM_Controller1|data_read[18]~feeder_combout ;
wire \UART_Link1|fmem_save_data[18]~feeder_combout ;
wire \UART_Link1|data_buffer[50]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[23]~26_combout ;
wire \UART_Link1|data_buffer[55]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[23]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[19]~25_combout ;
wire \FLASHMEM_Controller1|data_read[19]~feeder_combout ;
wire \UART_Link1|data_buffer[51]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[19]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[19]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~12_combout ;
wire \FLASHMEM_Controller1|Mux2~13_combout ;
wire \FLASHMEM_Controller1|Mux2~16_combout ;
wire \FLASHMEM_Controller1|Decoder0~6_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[29]~21_combout ;
wire \FLASHMEM_Controller1|data_read[29]~feeder_combout ;
wire \UART_Link1|data_buffer[61]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[29]~feeder_combout ;
wire \FLASHMEM_Controller1|Decoder0~8_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[28]~20_combout ;
wire \FLASHMEM_Controller1|data_read[28]~feeder_combout ;
wire \UART_Link1|fmem_save_data[28]~feeder_combout ;
wire \UART_Link1|data_buffer[60]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[28]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[28]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~10_combout ;
wire \FLASHMEM_Controller1|Decoder0~4_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[24]~22_combout ;
wire \FLASHMEM_Controller1|data_read[24]~feeder_combout ;
wire \UART_Link1|fmem_save_data[24]~feeder_combout ;
wire \UART_Link1|data_buffer[56]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[24]~feeder_combout ;
wire \FLASHMEM_Controller1|Decoder0~1_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[25]~19_combout ;
wire \UART_Link1|data_buffer[57]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[25]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[25]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~11_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[20]~33_combout ;
wire \FLASHMEM_Controller1|data_read[20]~feeder_combout ;
wire \UART_Link1|fmem_save_data[20]~feeder_combout ;
wire \UART_Link1|data_buffer[52]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[20]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[20]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[21]~34_combout ;
wire \FLASHMEM_Controller1|data_read[21]~feeder_combout ;
wire \UART_Link1|fmem_save_data[21]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[21]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~17_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[16]~35_combout ;
wire \UART_Link1|fmem_save_data[16]~feeder_combout ;
wire \UART_Link1|data_buffer[48]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[16]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[17]~32_combout ;
wire \FLASHMEM_Controller1|data_read[17]~feeder_combout ;
wire \UART_Link1|data_buffer[49]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[17]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[17]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~18_combout ;
wire \FLASHMEM_Controller1|Mux2~19_combout ;
wire \FLASHMEM_Controller1|Equal2~1_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[9]~1_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[9]~2_combout ;
wire \FLASHMEM_Controller1|data_read[9]~feeder_combout ;
wire \UART_Link1|fmem_save_data[9]~feeder_combout ;
wire \UART_Link1|data_buffer[41]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[9]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[9]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[8]~5_combout ;
wire \FLASHMEM_Controller1|data_read[8]~feeder_combout ;
wire \UART_Link1|fmem_save_data[8]~feeder_combout ;
wire \UART_Link1|data_buffer[40]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[8]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[10]~3_combout ;
wire \FLASHMEM_Controller1|data_read[10]~feeder_combout ;
wire \UART_Link1|data_buffer[42]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[10]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[11]~4_combout ;
wire \UART_Link1|iob_fmem_data_write[11]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~0_combout ;
wire \FLASHMEM_Controller1|Mux2~1_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[1]~14_combout ;
wire \FLASHMEM_Controller1|data_read[1]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[0]~17_combout ;
wire \UART_Link1|fmem_save_data[0]~feeder_combout ;
wire \UART_Link1|data_buffer[32]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[0]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[2]~15_combout ;
wire \FLASHMEM_Controller1|data_read[2]~feeder_combout ;
wire \UART_Link1|fmem_save_data[2]~feeder_combout ;
wire \UART_Link1|data_buffer[34]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[2]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[2]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[3]~16_combout ;
wire \FLASHMEM_Controller1|data_read[3]~feeder_combout ;
wire \UART_Link1|fmem_save_data[3]~feeder_combout ;
wire \UART_Link1|data_buffer[35]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~7_combout ;
wire \FLASHMEM_Controller1|Mux2~8_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[6]~6_combout ;
wire \FLASHMEM_Controller1|data_read[6]~feeder_combout ;
wire \UART_Link1|fmem_save_data[6]~feeder_combout ;
wire \UART_Link1|data_buffer[38]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[6]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[6]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[4]~9_combout ;
wire \FLASHMEM_Controller1|data_read[4]~feeder_combout ;
wire \UART_Link1|data_buffer[36]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[4]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[5]~7_combout ;
wire \FLASHMEM_Controller1|data_read[5]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[5]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[7]~8_combout ;
wire \FLASHMEM_Controller1|data_read[7]~feeder_combout ;
wire \UART_Link1|fmem_save_data[7]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[7]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~2_combout ;
wire \FLASHMEM_Controller1|Mux2~3_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[13]~10_combout ;
wire \FLASHMEM_Controller1|data_read[13]~feeder_combout ;
wire \UART_Link1|data_buffer[45]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[13]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[13]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[12]~13_combout ;
wire \UART_Link1|fmem_save_data[12]~feeder_combout ;
wire \UART_Link1|data_buffer[44]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[14]~11_combout ;
wire \FLASHMEM_Controller1|data_read[14]~feeder_combout ;
wire \UART_Link1|fmem_save_data[14]~feeder_combout ;
wire \UART_Link1|data_buffer[46]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[14]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_writebuff[14]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_readbuff[15]~12_combout ;
wire \FLASHMEM_Controller1|data_read[15]~feeder_combout ;
wire \UART_Link1|data_buffer[47]~feeder_combout ;
wire \UART_Link1|iob_fmem_data_write[15]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux2~4_combout ;
wire \FLASHMEM_Controller1|Mux2~5_combout ;
wire \FLASHMEM_Controller1|Mux2~6_combout ;
wire \FLASHMEM_Controller1|Mux2~9_combout ;
wire \FLASHMEM_Controller1|Selector63~10_combout ;
wire \UART_Link1|Selector134~0_combout ;
wire \UART_Link1|iob_fmem_address[7]~feeder_combout ;
wire \UART_Link1|Selector136~0_combout ;
wire \UART_Link1|iob_fmem_address[5]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[5]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux1~4_combout ;
wire \UART_Link1|Selector140~0_combout ;
wire \UART_Link1|iob_fmem_address[1]~feeder_combout ;
wire \UART_Link1|Selector138~0_combout ;
wire \FLASHMEM_Controller1|flash_addr[3]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux1~5_combout ;
wire \UART_Link1|Selector130~0_combout ;
wire \UART_Link1|iob_fmem_address[11]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[11]~feeder_combout ;
wire \UART_Link1|Selector132~0_combout ;
wire \UART_Link1|iob_fmem_address[9]~feeder_combout ;
wire \UART_Link1|Selector126~0_combout ;
wire \UART_Link1|Selector128~0_combout ;
wire \UART_Link1|iob_fmem_address[13]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[13]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux1~2_combout ;
wire \FLASHMEM_Controller1|Mux1~3_combout ;
wire \FLASHMEM_Controller1|Mux1~6_combout ;
wire \UART_Link1|Selector131~0_combout ;
wire \UART_Link1|iob_fmem_address[10]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[10]~feeder_combout ;
wire \UART_Link1|Selector133~0_combout ;
wire \UART_Link1|iob_fmem_address[8]~feeder_combout ;
wire \UART_Link1|Selector127~0_combout ;
wire \UART_Link1|Selector129~0_combout ;
wire \FLASHMEM_Controller1|flash_addr[12]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux1~7_combout ;
wire \FLASHMEM_Controller1|Mux1~8_combout ;
wire \UART_Link1|Selector139~0_combout ;
wire \UART_Link1|iob_fmem_address[2]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[2]~feeder_combout ;
wire \UART_Link1|Selector141~0_combout ;
wire \UART_Link1|iob_fmem_address[0]~feeder_combout ;
wire \UART_Link1|Selector135~0_combout ;
wire \UART_Link1|Selector137~0_combout ;
wire \UART_Link1|iob_fmem_address[4]~feeder_combout ;
wire \FLASHMEM_Controller1|flash_addr[4]~feeder_combout ;
wire \FLASHMEM_Controller1|Mux1~0_combout ;
wire \FLASHMEM_Controller1|Mux1~1_combout ;
wire \FLASHMEM_Controller1|Mux1~9_combout ;
wire \FLASHMEM_Controller1|Selector63~3_combout ;
wire \FLASHMEM_Controller1|Selector63~2_combout ;
wire \FLASHMEM_Controller1|Selector63~4_combout ;
wire \FLASHMEM_Controller1|Add1~0_combout ;
wire \FLASHMEM_Controller1|Selector63~5_combout ;
wire \FLASHMEM_Controller1|Selector63~11_combout ;
wire \FLASHMEM_Controller1|iob_mosi~q ;
wire [15:0] \DRAM_Controller1|startup_wait_count ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \UART_Link1|loadmem_wordcount ;
wire [9:0] \DRAM_Controller1|refresh_count ;
wire [31:0] \FLASHMEM_Controller1|shift_reg_idx ;
wire [9:0] \UART_Controller1|tx_baud_counter ;
wire [63:0] \UART_Link1|data_buffer ;
wire [31:0] \UART_Link1|fmem_pages_loaded ;
wire [7:0] \FLASHMEM_Controller1|flash_status ;
wire [3:0] \DRAM_Controller1|iob_command ;
wire [31:0] \FLASHMEM_Controller1|flash_readbuff ;
wire [12:0] \DRAM_Controller1|iob_address ;
wire [2047:0] \FLASHMEM_Controller1|flash_writebuff ;
wire [1:0] \DRAM_Controller1|iob_dqm ;
wire [7:0] \FLASHMEM_Controller1|flash_opcode ;
wire [23:0] \FLASHMEM_Controller1|flash_addr ;
wire [2:0] \UART_Controller1|uart_tx_count ;
wire [31:0] \UART_Link1|iob_fmem_instruction ;
wire [23:0] \UART_Link1|iob_fmem_address ;
wire [31:0] \UART_Link1|iob_fmem_data_write ;
wire [31:0] \UART_Link1|sdram_write_wait_ctr ;
wire [31:0] \UART_Link1|fmem_save_data ;
wire [31:0] \FLASHMEM_Controller1|data_read ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \SDRAM_CKE~output (
	.i(\DRAM_Controller1|iob_cke~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(!\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \SDRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CS_N~output .bus_hold = "false";
defparam \SDRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_WE_N~output (
	.i(!\DRAM_Controller1|iob_command [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_WE_N~output .bus_hold = "false";
defparam \SDRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_CAS_N~output (
	.i(!\DRAM_Controller1|iob_command [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_CAS_N~output .bus_hold = "false";
defparam \SDRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \SDRAM_RAS_N~output (
	.i(!\DRAM_Controller1|iob_command [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \SDRAM_RAS_N~output .bus_hold = "false";
defparam \SDRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \SDRAM_A0~output (
	.i(\DRAM_Controller1|iob_address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A0),
	.obar());
// synopsys translate_off
defparam \SDRAM_A0~output .bus_hold = "false";
defparam \SDRAM_A0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \SDRAM_A1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A1),
	.obar());
// synopsys translate_off
defparam \SDRAM_A1~output .bus_hold = "false";
defparam \SDRAM_A1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \SDRAM_A2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A2),
	.obar());
// synopsys translate_off
defparam \SDRAM_A2~output .bus_hold = "false";
defparam \SDRAM_A2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \SDRAM_A3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A3),
	.obar());
// synopsys translate_off
defparam \SDRAM_A3~output .bus_hold = "false";
defparam \SDRAM_A3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SDRAM_A4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A4),
	.obar());
// synopsys translate_off
defparam \SDRAM_A4~output .bus_hold = "false";
defparam \SDRAM_A4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \SDRAM_A5~output (
	.i(\DRAM_Controller1|iob_address [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A5),
	.obar());
// synopsys translate_off
defparam \SDRAM_A5~output .bus_hold = "false";
defparam \SDRAM_A5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \SDRAM_A6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A6),
	.obar());
// synopsys translate_off
defparam \SDRAM_A6~output .bus_hold = "false";
defparam \SDRAM_A6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \SDRAM_A7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A7),
	.obar());
// synopsys translate_off
defparam \SDRAM_A7~output .bus_hold = "false";
defparam \SDRAM_A7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \SDRAM_A8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A8),
	.obar());
// synopsys translate_off
defparam \SDRAM_A8~output .bus_hold = "false";
defparam \SDRAM_A8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \SDRAM_A9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A9),
	.obar());
// synopsys translate_off
defparam \SDRAM_A9~output .bus_hold = "false";
defparam \SDRAM_A9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \SDRAM_A10~output (
	.i(\DRAM_Controller1|iob_address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A10),
	.obar());
// synopsys translate_off
defparam \SDRAM_A10~output .bus_hold = "false";
defparam \SDRAM_A10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \SDRAM_A11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A11),
	.obar());
// synopsys translate_off
defparam \SDRAM_A11~output .bus_hold = "false";
defparam \SDRAM_A11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \SDRAM_A12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A12),
	.obar());
// synopsys translate_off
defparam \SDRAM_A12~output .bus_hold = "false";
defparam \SDRAM_A12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \SDRAM_BA0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA0),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA0~output .bus_hold = "false";
defparam \SDRAM_BA0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \SDRAM_BA1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA1),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA1~output .bus_hold = "false";
defparam \SDRAM_BA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQML~output (
	.i(\DRAM_Controller1|iob_dqm [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQML),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQML~output .bus_hold = "false";
defparam \SDRAM_DQML~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SDRAM_DQMH~output (
	.i(\DRAM_Controller1|iob_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQMH),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQMH~output .bus_hold = "false";
defparam \SDRAM_DQMH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \RXD~output (
	.i(!\UART_Controller1|uart_tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RXD),
	.obar());
// synopsys translate_off
defparam \RXD~output .bus_hold = "false";
defparam \RXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \FLASH_CS~output (
	.i(!\FLASHMEM_Controller1|iob_flash_cs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_CS),
	.obar());
// synopsys translate_off
defparam \FLASH_CS~output .bus_hold = "false";
defparam \FLASH_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \FLASH_WP~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_WP),
	.obar());
// synopsys translate_off
defparam \FLASH_WP~output .bus_hold = "false";
defparam \FLASH_WP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \FLASH_CLK~output (
	.i(\FLASHMEM_Controller1|sck~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_CLK),
	.obar());
// synopsys translate_off
defparam \FLASH_CLK~output .bus_hold = "false";
defparam \FLASH_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \FLASH_DI~output (
	.i(\FLASHMEM_Controller1|iob_mosi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_DI),
	.obar());
// synopsys translate_off
defparam \FLASH_DI~output .bus_hold = "false";
defparam \FLASH_DI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DS_DP~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_DP),
	.obar());
// synopsys translate_off
defparam \DS_DP~output .bus_hold = "false";
defparam \DS_DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \DS_G~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_G),
	.obar());
// synopsys translate_off
defparam \DS_G~output .bus_hold = "false";
defparam \DS_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DS_C~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_C),
	.obar());
// synopsys translate_off
defparam \DS_C~output .bus_hold = "false";
defparam \DS_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \DS_D~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DS_D),
	.obar());
// synopsys translate_off
defparam \DS_D~output .bus_hold = "false";
defparam \DS_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ0),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:0:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ1),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:1:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ2),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:2:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ3),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:3:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ4),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:4:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ5),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:5:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ6),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:6:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ7),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:7:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ8),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:8:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ9),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:9:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ10),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:10:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ11),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:11:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ12),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:12:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ13),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:13:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ14),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:14:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa (
	.i(gnd),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ15),
	.obar());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .bus_hold = "false";
defparam \DRAM_Controller1|iob_dq_iob|iobuf_iobuf_bidir_p1p_component|loop1:15:obufa .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \state.s_init_pll~feeder (
// Equation(s):
// \state.s_init_pll~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.s_init_pll~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init_pll~feeder .lut_mask = 16'hFFFF;
defparam \state.s_init_pll~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \state.s_init_pll (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init_pll~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_pll~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_pll .is_wysiwyg = "true";
defparam \state.s_init_pll .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \state.s_init~0 (
// Equation(s):
// \state.s_init~0_combout  = !\state.s_init_pll~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.s_init_pll~q ),
	.cin(gnd),
	.combout(\state.s_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_init~0 .lut_mask = 16'h00FF;
defparam \state.s_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state.s_init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init .is_wysiwyg = "true";
defparam \state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.s_init~q ) # ((\restart_system~q  & ((\state.s_idle~q ) # (!\state.s_init_pll~q ))))

	.dataa(\state.s_init_pll~q ),
	.datab(\state.s_idle~q ),
	.datac(\restart_system~q ),
	.datad(\state.s_init~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFFD0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \restart_system~feeder (
// Equation(s):
// \restart_system~feeder_combout  = \Selector5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\restart_system~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \restart_system~feeder .lut_mask = 16'hFF00;
defparam \restart_system~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas restart_system(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\restart_system~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restart_system~q ),
	.prn(vcc));
// synopsys translate_off
defparam restart_system.is_wysiwyg = "true";
defparam restart_system.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[0]~31 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[0]~31_combout  = \UART_Link1|loadmem_wordcount [0] $ (((\UART_Link1|load_mem_fsm~q  & \UART_Link1|data_buffer[16]~0_combout )))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(\UART_Link1|loadmem_wordcount [0]),
	.datad(\UART_Link1|data_buffer[16]~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|loadmem_wordcount[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[0]~31 .lut_mask = 16'h5AF0;
defparam \UART_Link1|loadmem_wordcount[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \UART_Link1|loadmem_wordcount[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[0] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[1]~32 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[1]~32_combout  = (\UART_Link1|loadmem_wordcount [1] & (\UART_Link1|loadmem_wordcount [0] $ (VCC))) # (!\UART_Link1|loadmem_wordcount [1] & (\UART_Link1|loadmem_wordcount [0] & VCC))
// \UART_Link1|loadmem_wordcount[1]~33  = CARRY((\UART_Link1|loadmem_wordcount [1] & \UART_Link1|loadmem_wordcount [0]))

	.dataa(\UART_Link1|loadmem_wordcount [1]),
	.datab(\UART_Link1|loadmem_wordcount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|loadmem_wordcount[1]~32_combout ),
	.cout(\UART_Link1|loadmem_wordcount[1]~33 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[1]~32 .lut_mask = 16'h6688;
defparam \UART_Link1|loadmem_wordcount[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \UART_Link1|data_buffer[32]~2 (
// Equation(s):
// \UART_Link1|data_buffer[32]~2_combout  = (\UART_Link1|load_mem_fsm~q  & \UART_Link1|data_buffer[16]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(\UART_Link1|data_buffer[16]~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[32]~2 .lut_mask = 16'hF000;
defparam \UART_Link1|data_buffer[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \UART_Link1|loadmem_wordcount[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[1]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[1] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[2]~34 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[2]~34_combout  = (\UART_Link1|loadmem_wordcount [2] & (!\UART_Link1|loadmem_wordcount[1]~33 )) # (!\UART_Link1|loadmem_wordcount [2] & ((\UART_Link1|loadmem_wordcount[1]~33 ) # (GND)))
// \UART_Link1|loadmem_wordcount[2]~35  = CARRY((!\UART_Link1|loadmem_wordcount[1]~33 ) # (!\UART_Link1|loadmem_wordcount [2]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[1]~33 ),
	.combout(\UART_Link1|loadmem_wordcount[2]~34_combout ),
	.cout(\UART_Link1|loadmem_wordcount[2]~35 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[2]~34 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \UART_Link1|loadmem_wordcount[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[2] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[3]~36 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[3]~36_combout  = (\UART_Link1|loadmem_wordcount [3] & (\UART_Link1|loadmem_wordcount[2]~35  $ (GND))) # (!\UART_Link1|loadmem_wordcount [3] & (!\UART_Link1|loadmem_wordcount[2]~35  & VCC))
// \UART_Link1|loadmem_wordcount[3]~37  = CARRY((\UART_Link1|loadmem_wordcount [3] & !\UART_Link1|loadmem_wordcount[2]~35 ))

	.dataa(\UART_Link1|loadmem_wordcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[2]~35 ),
	.combout(\UART_Link1|loadmem_wordcount[3]~36_combout ),
	.cout(\UART_Link1|loadmem_wordcount[3]~37 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[3]~36 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \UART_Link1|loadmem_wordcount[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[3] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[4]~38 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[4]~38_combout  = (\UART_Link1|loadmem_wordcount [4] & (!\UART_Link1|loadmem_wordcount[3]~37 )) # (!\UART_Link1|loadmem_wordcount [4] & ((\UART_Link1|loadmem_wordcount[3]~37 ) # (GND)))
// \UART_Link1|loadmem_wordcount[4]~39  = CARRY((!\UART_Link1|loadmem_wordcount[3]~37 ) # (!\UART_Link1|loadmem_wordcount [4]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[3]~37 ),
	.combout(\UART_Link1|loadmem_wordcount[4]~38_combout ),
	.cout(\UART_Link1|loadmem_wordcount[4]~39 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[4]~38 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \UART_Link1|loadmem_wordcount[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[4] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[5]~40 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[5]~40_combout  = (\UART_Link1|loadmem_wordcount [5] & (\UART_Link1|loadmem_wordcount[4]~39  $ (GND))) # (!\UART_Link1|loadmem_wordcount [5] & (!\UART_Link1|loadmem_wordcount[4]~39  & VCC))
// \UART_Link1|loadmem_wordcount[5]~41  = CARRY((\UART_Link1|loadmem_wordcount [5] & !\UART_Link1|loadmem_wordcount[4]~39 ))

	.dataa(\UART_Link1|loadmem_wordcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[4]~39 ),
	.combout(\UART_Link1|loadmem_wordcount[5]~40_combout ),
	.cout(\UART_Link1|loadmem_wordcount[5]~41 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[5]~40 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \UART_Link1|loadmem_wordcount[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[5] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[6]~42 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[6]~42_combout  = (\UART_Link1|loadmem_wordcount [6] & (!\UART_Link1|loadmem_wordcount[5]~41 )) # (!\UART_Link1|loadmem_wordcount [6] & ((\UART_Link1|loadmem_wordcount[5]~41 ) # (GND)))
// \UART_Link1|loadmem_wordcount[6]~43  = CARRY((!\UART_Link1|loadmem_wordcount[5]~41 ) # (!\UART_Link1|loadmem_wordcount [6]))

	.dataa(\UART_Link1|loadmem_wordcount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[5]~41 ),
	.combout(\UART_Link1|loadmem_wordcount[6]~42_combout ),
	.cout(\UART_Link1|loadmem_wordcount[6]~43 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[6]~42 .lut_mask = 16'h5A5F;
defparam \UART_Link1|loadmem_wordcount[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \UART_Link1|loadmem_wordcount[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[6] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[7]~44 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[7]~44_combout  = (\UART_Link1|loadmem_wordcount [7] & (\UART_Link1|loadmem_wordcount[6]~43  $ (GND))) # (!\UART_Link1|loadmem_wordcount [7] & (!\UART_Link1|loadmem_wordcount[6]~43  & VCC))
// \UART_Link1|loadmem_wordcount[7]~45  = CARRY((\UART_Link1|loadmem_wordcount [7] & !\UART_Link1|loadmem_wordcount[6]~43 ))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[6]~43 ),
	.combout(\UART_Link1|loadmem_wordcount[7]~44_combout ),
	.cout(\UART_Link1|loadmem_wordcount[7]~45 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[7]~44 .lut_mask = 16'hC30C;
defparam \UART_Link1|loadmem_wordcount[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \UART_Link1|loadmem_wordcount[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[7] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \UART_Link1|Equal0~1 (
// Equation(s):
// \UART_Link1|Equal0~1_combout  = (\UART_Link1|loadmem_wordcount [5]) # ((\UART_Link1|loadmem_wordcount [6]) # ((\UART_Link1|loadmem_wordcount [7]) # (\UART_Link1|loadmem_wordcount [4])))

	.dataa(\UART_Link1|loadmem_wordcount [5]),
	.datab(\UART_Link1|loadmem_wordcount [6]),
	.datac(\UART_Link1|loadmem_wordcount [7]),
	.datad(\UART_Link1|loadmem_wordcount [4]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~1 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \UART_Link1|Equal0~0 (
// Equation(s):
// \UART_Link1|Equal0~0_combout  = (\UART_Link1|loadmem_wordcount [1]) # ((\UART_Link1|loadmem_wordcount [3]) # ((\UART_Link1|loadmem_wordcount [2]) # (\UART_Link1|loadmem_wordcount [0])))

	.dataa(\UART_Link1|loadmem_wordcount [1]),
	.datab(\UART_Link1|loadmem_wordcount [3]),
	.datac(\UART_Link1|loadmem_wordcount [2]),
	.datad(\UART_Link1|loadmem_wordcount [0]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~0 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[8]~46 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[8]~46_combout  = (\UART_Link1|loadmem_wordcount [8] & (!\UART_Link1|loadmem_wordcount[7]~45 )) # (!\UART_Link1|loadmem_wordcount [8] & ((\UART_Link1|loadmem_wordcount[7]~45 ) # (GND)))
// \UART_Link1|loadmem_wordcount[8]~47  = CARRY((!\UART_Link1|loadmem_wordcount[7]~45 ) # (!\UART_Link1|loadmem_wordcount [8]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[7]~45 ),
	.combout(\UART_Link1|loadmem_wordcount[8]~46_combout ),
	.cout(\UART_Link1|loadmem_wordcount[8]~47 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[8]~46 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \UART_Link1|loadmem_wordcount[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[8] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[9]~48 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[9]~48_combout  = (\UART_Link1|loadmem_wordcount [9] & (\UART_Link1|loadmem_wordcount[8]~47  $ (GND))) # (!\UART_Link1|loadmem_wordcount [9] & (!\UART_Link1|loadmem_wordcount[8]~47  & VCC))
// \UART_Link1|loadmem_wordcount[9]~49  = CARRY((\UART_Link1|loadmem_wordcount [9] & !\UART_Link1|loadmem_wordcount[8]~47 ))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[8]~47 ),
	.combout(\UART_Link1|loadmem_wordcount[9]~48_combout ),
	.cout(\UART_Link1|loadmem_wordcount[9]~49 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[9]~48 .lut_mask = 16'hC30C;
defparam \UART_Link1|loadmem_wordcount[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \UART_Link1|loadmem_wordcount[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[9] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[10]~50 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[10]~50_combout  = (\UART_Link1|loadmem_wordcount [10] & (!\UART_Link1|loadmem_wordcount[9]~49 )) # (!\UART_Link1|loadmem_wordcount [10] & ((\UART_Link1|loadmem_wordcount[9]~49 ) # (GND)))
// \UART_Link1|loadmem_wordcount[10]~51  = CARRY((!\UART_Link1|loadmem_wordcount[9]~49 ) # (!\UART_Link1|loadmem_wordcount [10]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[9]~49 ),
	.combout(\UART_Link1|loadmem_wordcount[10]~50_combout ),
	.cout(\UART_Link1|loadmem_wordcount[10]~51 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[10]~50 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \UART_Link1|loadmem_wordcount[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[10] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[11]~52 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[11]~52_combout  = (\UART_Link1|loadmem_wordcount [11] & (\UART_Link1|loadmem_wordcount[10]~51  $ (GND))) # (!\UART_Link1|loadmem_wordcount [11] & (!\UART_Link1|loadmem_wordcount[10]~51  & VCC))
// \UART_Link1|loadmem_wordcount[11]~53  = CARRY((\UART_Link1|loadmem_wordcount [11] & !\UART_Link1|loadmem_wordcount[10]~51 ))

	.dataa(\UART_Link1|loadmem_wordcount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[10]~51 ),
	.combout(\UART_Link1|loadmem_wordcount[11]~52_combout ),
	.cout(\UART_Link1|loadmem_wordcount[11]~53 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[11]~52 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \UART_Link1|loadmem_wordcount[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[11] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[12]~54 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[12]~54_combout  = (\UART_Link1|loadmem_wordcount [12] & (!\UART_Link1|loadmem_wordcount[11]~53 )) # (!\UART_Link1|loadmem_wordcount [12] & ((\UART_Link1|loadmem_wordcount[11]~53 ) # (GND)))
// \UART_Link1|loadmem_wordcount[12]~55  = CARRY((!\UART_Link1|loadmem_wordcount[11]~53 ) # (!\UART_Link1|loadmem_wordcount [12]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[11]~53 ),
	.combout(\UART_Link1|loadmem_wordcount[12]~54_combout ),
	.cout(\UART_Link1|loadmem_wordcount[12]~55 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[12]~54 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \UART_Link1|loadmem_wordcount[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[12] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[13]~56 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[13]~56_combout  = (\UART_Link1|loadmem_wordcount [13] & (\UART_Link1|loadmem_wordcount[12]~55  $ (GND))) # (!\UART_Link1|loadmem_wordcount [13] & (!\UART_Link1|loadmem_wordcount[12]~55  & VCC))
// \UART_Link1|loadmem_wordcount[13]~57  = CARRY((\UART_Link1|loadmem_wordcount [13] & !\UART_Link1|loadmem_wordcount[12]~55 ))

	.dataa(\UART_Link1|loadmem_wordcount [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[12]~55 ),
	.combout(\UART_Link1|loadmem_wordcount[13]~56_combout ),
	.cout(\UART_Link1|loadmem_wordcount[13]~57 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[13]~56 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \UART_Link1|loadmem_wordcount[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[13] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[14]~58 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[14]~58_combout  = (\UART_Link1|loadmem_wordcount [14] & (!\UART_Link1|loadmem_wordcount[13]~57 )) # (!\UART_Link1|loadmem_wordcount [14] & ((\UART_Link1|loadmem_wordcount[13]~57 ) # (GND)))
// \UART_Link1|loadmem_wordcount[14]~59  = CARRY((!\UART_Link1|loadmem_wordcount[13]~57 ) # (!\UART_Link1|loadmem_wordcount [14]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[13]~57 ),
	.combout(\UART_Link1|loadmem_wordcount[14]~58_combout ),
	.cout(\UART_Link1|loadmem_wordcount[14]~59 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[14]~58 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \UART_Link1|loadmem_wordcount[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[14] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[15]~60 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[15]~60_combout  = (\UART_Link1|loadmem_wordcount [15] & (\UART_Link1|loadmem_wordcount[14]~59  $ (GND))) # (!\UART_Link1|loadmem_wordcount [15] & (!\UART_Link1|loadmem_wordcount[14]~59  & VCC))
// \UART_Link1|loadmem_wordcount[15]~61  = CARRY((\UART_Link1|loadmem_wordcount [15] & !\UART_Link1|loadmem_wordcount[14]~59 ))

	.dataa(\UART_Link1|loadmem_wordcount [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[14]~59 ),
	.combout(\UART_Link1|loadmem_wordcount[15]~60_combout ),
	.cout(\UART_Link1|loadmem_wordcount[15]~61 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[15]~60 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \UART_Link1|loadmem_wordcount[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[15] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \UART_Link1|Equal0~3 (
// Equation(s):
// \UART_Link1|Equal0~3_combout  = (\UART_Link1|loadmem_wordcount [15]) # ((\UART_Link1|loadmem_wordcount [14]) # ((\UART_Link1|loadmem_wordcount [13]) # (\UART_Link1|loadmem_wordcount [12])))

	.dataa(\UART_Link1|loadmem_wordcount [15]),
	.datab(\UART_Link1|loadmem_wordcount [14]),
	.datac(\UART_Link1|loadmem_wordcount [13]),
	.datad(\UART_Link1|loadmem_wordcount [12]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~3 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cycloneive_lcell_comb \UART_Link1|Equal0~2 (
// Equation(s):
// \UART_Link1|Equal0~2_combout  = (\UART_Link1|loadmem_wordcount [8]) # (((\UART_Link1|loadmem_wordcount [10]) # (\UART_Link1|loadmem_wordcount [11])) # (!\UART_Link1|loadmem_wordcount [9]))

	.dataa(\UART_Link1|loadmem_wordcount [8]),
	.datab(\UART_Link1|loadmem_wordcount [9]),
	.datac(\UART_Link1|loadmem_wordcount [10]),
	.datad(\UART_Link1|loadmem_wordcount [11]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~2 .lut_mask = 16'hFFFB;
defparam \UART_Link1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \UART_Link1|Equal0~4 (
// Equation(s):
// \UART_Link1|Equal0~4_combout  = (\UART_Link1|Equal0~1_combout ) # ((\UART_Link1|Equal0~0_combout ) # ((\UART_Link1|Equal0~3_combout ) # (\UART_Link1|Equal0~2_combout )))

	.dataa(\UART_Link1|Equal0~1_combout ),
	.datab(\UART_Link1|Equal0~0_combout ),
	.datac(\UART_Link1|Equal0~3_combout ),
	.datad(\UART_Link1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~4 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \UART_Link1|Add7~0 (
// Equation(s):
// \UART_Link1|Add7~0_combout  = \UART_Link1|sdram_write_wait_ctr [0] $ (VCC)
// \UART_Link1|Add7~1  = CARRY(\UART_Link1|sdram_write_wait_ctr [0])

	.dataa(\UART_Link1|sdram_write_wait_ctr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|Add7~0_combout ),
	.cout(\UART_Link1|Add7~1 ));
// synopsys translate_off
defparam \UART_Link1|Add7~0 .lut_mask = 16'h55AA;
defparam \UART_Link1|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~2 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~2_combout  = (\UART_Link1|Add7~0_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~0_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~2 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[16]~62 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[16]~62_combout  = (\UART_Link1|loadmem_wordcount [16] & (!\UART_Link1|loadmem_wordcount[15]~61 )) # (!\UART_Link1|loadmem_wordcount [16] & ((\UART_Link1|loadmem_wordcount[15]~61 ) # (GND)))
// \UART_Link1|loadmem_wordcount[16]~63  = CARRY((!\UART_Link1|loadmem_wordcount[15]~61 ) # (!\UART_Link1|loadmem_wordcount [16]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[15]~61 ),
	.combout(\UART_Link1|loadmem_wordcount[16]~62_combout ),
	.cout(\UART_Link1|loadmem_wordcount[16]~63 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[16]~62 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \UART_Link1|loadmem_wordcount[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[16] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[17]~64 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[17]~64_combout  = (\UART_Link1|loadmem_wordcount [17] & (\UART_Link1|loadmem_wordcount[16]~63  $ (GND))) # (!\UART_Link1|loadmem_wordcount [17] & (!\UART_Link1|loadmem_wordcount[16]~63  & VCC))
// \UART_Link1|loadmem_wordcount[17]~65  = CARRY((\UART_Link1|loadmem_wordcount [17] & !\UART_Link1|loadmem_wordcount[16]~63 ))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[16]~63 ),
	.combout(\UART_Link1|loadmem_wordcount[17]~64_combout ),
	.cout(\UART_Link1|loadmem_wordcount[17]~65 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[17]~64 .lut_mask = 16'hC30C;
defparam \UART_Link1|loadmem_wordcount[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \UART_Link1|loadmem_wordcount[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[17] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[18]~66 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[18]~66_combout  = (\UART_Link1|loadmem_wordcount [18] & (!\UART_Link1|loadmem_wordcount[17]~65 )) # (!\UART_Link1|loadmem_wordcount [18] & ((\UART_Link1|loadmem_wordcount[17]~65 ) # (GND)))
// \UART_Link1|loadmem_wordcount[18]~67  = CARRY((!\UART_Link1|loadmem_wordcount[17]~65 ) # (!\UART_Link1|loadmem_wordcount [18]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[17]~65 ),
	.combout(\UART_Link1|loadmem_wordcount[18]~66_combout ),
	.cout(\UART_Link1|loadmem_wordcount[18]~67 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[18]~66 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \UART_Link1|loadmem_wordcount[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[18] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[19]~68 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[19]~68_combout  = (\UART_Link1|loadmem_wordcount [19] & (\UART_Link1|loadmem_wordcount[18]~67  $ (GND))) # (!\UART_Link1|loadmem_wordcount [19] & (!\UART_Link1|loadmem_wordcount[18]~67  & VCC))
// \UART_Link1|loadmem_wordcount[19]~69  = CARRY((\UART_Link1|loadmem_wordcount [19] & !\UART_Link1|loadmem_wordcount[18]~67 ))

	.dataa(\UART_Link1|loadmem_wordcount [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[18]~67 ),
	.combout(\UART_Link1|loadmem_wordcount[19]~68_combout ),
	.cout(\UART_Link1|loadmem_wordcount[19]~69 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[19]~68 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \UART_Link1|loadmem_wordcount[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[19] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[20]~70 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[20]~70_combout  = (\UART_Link1|loadmem_wordcount [20] & (!\UART_Link1|loadmem_wordcount[19]~69 )) # (!\UART_Link1|loadmem_wordcount [20] & ((\UART_Link1|loadmem_wordcount[19]~69 ) # (GND)))
// \UART_Link1|loadmem_wordcount[20]~71  = CARRY((!\UART_Link1|loadmem_wordcount[19]~69 ) # (!\UART_Link1|loadmem_wordcount [20]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[19]~69 ),
	.combout(\UART_Link1|loadmem_wordcount[20]~70_combout ),
	.cout(\UART_Link1|loadmem_wordcount[20]~71 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[20]~70 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \UART_Link1|loadmem_wordcount[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[20] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[21]~72 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[21]~72_combout  = (\UART_Link1|loadmem_wordcount [21] & (\UART_Link1|loadmem_wordcount[20]~71  $ (GND))) # (!\UART_Link1|loadmem_wordcount [21] & (!\UART_Link1|loadmem_wordcount[20]~71  & VCC))
// \UART_Link1|loadmem_wordcount[21]~73  = CARRY((\UART_Link1|loadmem_wordcount [21] & !\UART_Link1|loadmem_wordcount[20]~71 ))

	.dataa(\UART_Link1|loadmem_wordcount [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[20]~71 ),
	.combout(\UART_Link1|loadmem_wordcount[21]~72_combout ),
	.cout(\UART_Link1|loadmem_wordcount[21]~73 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[21]~72 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \UART_Link1|loadmem_wordcount[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[21] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[22]~74 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[22]~74_combout  = (\UART_Link1|loadmem_wordcount [22] & (!\UART_Link1|loadmem_wordcount[21]~73 )) # (!\UART_Link1|loadmem_wordcount [22] & ((\UART_Link1|loadmem_wordcount[21]~73 ) # (GND)))
// \UART_Link1|loadmem_wordcount[22]~75  = CARRY((!\UART_Link1|loadmem_wordcount[21]~73 ) # (!\UART_Link1|loadmem_wordcount [22]))

	.dataa(\UART_Link1|loadmem_wordcount [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[21]~73 ),
	.combout(\UART_Link1|loadmem_wordcount[22]~74_combout ),
	.cout(\UART_Link1|loadmem_wordcount[22]~75 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[22]~74 .lut_mask = 16'h5A5F;
defparam \UART_Link1|loadmem_wordcount[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \UART_Link1|loadmem_wordcount[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[22] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[23]~76 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[23]~76_combout  = (\UART_Link1|loadmem_wordcount [23] & (\UART_Link1|loadmem_wordcount[22]~75  $ (GND))) # (!\UART_Link1|loadmem_wordcount [23] & (!\UART_Link1|loadmem_wordcount[22]~75  & VCC))
// \UART_Link1|loadmem_wordcount[23]~77  = CARRY((\UART_Link1|loadmem_wordcount [23] & !\UART_Link1|loadmem_wordcount[22]~75 ))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[22]~75 ),
	.combout(\UART_Link1|loadmem_wordcount[23]~76_combout ),
	.cout(\UART_Link1|loadmem_wordcount[23]~77 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[23]~76 .lut_mask = 16'hC30C;
defparam \UART_Link1|loadmem_wordcount[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \UART_Link1|loadmem_wordcount[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[23] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[24]~78 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[24]~78_combout  = (\UART_Link1|loadmem_wordcount [24] & (!\UART_Link1|loadmem_wordcount[23]~77 )) # (!\UART_Link1|loadmem_wordcount [24] & ((\UART_Link1|loadmem_wordcount[23]~77 ) # (GND)))
// \UART_Link1|loadmem_wordcount[24]~79  = CARRY((!\UART_Link1|loadmem_wordcount[23]~77 ) # (!\UART_Link1|loadmem_wordcount [24]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[23]~77 ),
	.combout(\UART_Link1|loadmem_wordcount[24]~78_combout ),
	.cout(\UART_Link1|loadmem_wordcount[24]~79 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[24]~78 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \UART_Link1|loadmem_wordcount[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[24] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[25]~80 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[25]~80_combout  = (\UART_Link1|loadmem_wordcount [25] & (\UART_Link1|loadmem_wordcount[24]~79  $ (GND))) # (!\UART_Link1|loadmem_wordcount [25] & (!\UART_Link1|loadmem_wordcount[24]~79  & VCC))
// \UART_Link1|loadmem_wordcount[25]~81  = CARRY((\UART_Link1|loadmem_wordcount [25] & !\UART_Link1|loadmem_wordcount[24]~79 ))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[24]~79 ),
	.combout(\UART_Link1|loadmem_wordcount[25]~80_combout ),
	.cout(\UART_Link1|loadmem_wordcount[25]~81 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[25]~80 .lut_mask = 16'hC30C;
defparam \UART_Link1|loadmem_wordcount[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \UART_Link1|loadmem_wordcount[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[25] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[26]~82 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[26]~82_combout  = (\UART_Link1|loadmem_wordcount [26] & (!\UART_Link1|loadmem_wordcount[25]~81 )) # (!\UART_Link1|loadmem_wordcount [26] & ((\UART_Link1|loadmem_wordcount[25]~81 ) # (GND)))
// \UART_Link1|loadmem_wordcount[26]~83  = CARRY((!\UART_Link1|loadmem_wordcount[25]~81 ) # (!\UART_Link1|loadmem_wordcount [26]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[25]~81 ),
	.combout(\UART_Link1|loadmem_wordcount[26]~82_combout ),
	.cout(\UART_Link1|loadmem_wordcount[26]~83 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[26]~82 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \UART_Link1|loadmem_wordcount[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[26] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[27]~84 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[27]~84_combout  = (\UART_Link1|loadmem_wordcount [27] & (\UART_Link1|loadmem_wordcount[26]~83  $ (GND))) # (!\UART_Link1|loadmem_wordcount [27] & (!\UART_Link1|loadmem_wordcount[26]~83  & VCC))
// \UART_Link1|loadmem_wordcount[27]~85  = CARRY((\UART_Link1|loadmem_wordcount [27] & !\UART_Link1|loadmem_wordcount[26]~83 ))

	.dataa(\UART_Link1|loadmem_wordcount [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[26]~83 ),
	.combout(\UART_Link1|loadmem_wordcount[27]~84_combout ),
	.cout(\UART_Link1|loadmem_wordcount[27]~85 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[27]~84 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \UART_Link1|loadmem_wordcount[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[27] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[28]~86 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[28]~86_combout  = (\UART_Link1|loadmem_wordcount [28] & (!\UART_Link1|loadmem_wordcount[27]~85 )) # (!\UART_Link1|loadmem_wordcount [28] & ((\UART_Link1|loadmem_wordcount[27]~85 ) # (GND)))
// \UART_Link1|loadmem_wordcount[28]~87  = CARRY((!\UART_Link1|loadmem_wordcount[27]~85 ) # (!\UART_Link1|loadmem_wordcount [28]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[27]~85 ),
	.combout(\UART_Link1|loadmem_wordcount[28]~86_combout ),
	.cout(\UART_Link1|loadmem_wordcount[28]~87 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[28]~86 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \UART_Link1|loadmem_wordcount[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[28] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[29]~88 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[29]~88_combout  = (\UART_Link1|loadmem_wordcount [29] & (\UART_Link1|loadmem_wordcount[28]~87  $ (GND))) # (!\UART_Link1|loadmem_wordcount [29] & (!\UART_Link1|loadmem_wordcount[28]~87  & VCC))
// \UART_Link1|loadmem_wordcount[29]~89  = CARRY((\UART_Link1|loadmem_wordcount [29] & !\UART_Link1|loadmem_wordcount[28]~87 ))

	.dataa(\UART_Link1|loadmem_wordcount [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[28]~87 ),
	.combout(\UART_Link1|loadmem_wordcount[29]~88_combout ),
	.cout(\UART_Link1|loadmem_wordcount[29]~89 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[29]~88 .lut_mask = 16'hA50A;
defparam \UART_Link1|loadmem_wordcount[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \UART_Link1|loadmem_wordcount[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[29] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[30]~90 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[30]~90_combout  = (\UART_Link1|loadmem_wordcount [30] & (!\UART_Link1|loadmem_wordcount[29]~89 )) # (!\UART_Link1|loadmem_wordcount [30] & ((\UART_Link1|loadmem_wordcount[29]~89 ) # (GND)))
// \UART_Link1|loadmem_wordcount[30]~91  = CARRY((!\UART_Link1|loadmem_wordcount[29]~89 ) # (!\UART_Link1|loadmem_wordcount [30]))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|loadmem_wordcount[29]~89 ),
	.combout(\UART_Link1|loadmem_wordcount[30]~90_combout ),
	.cout(\UART_Link1|loadmem_wordcount[30]~91 ));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[30]~90 .lut_mask = 16'h3C3F;
defparam \UART_Link1|loadmem_wordcount[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \UART_Link1|loadmem_wordcount[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[30]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[30] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \UART_Link1|loadmem_wordcount[31]~92 (
// Equation(s):
// \UART_Link1|loadmem_wordcount[31]~92_combout  = \UART_Link1|loadmem_wordcount [31] $ (!\UART_Link1|loadmem_wordcount[30]~91 )

	.dataa(\UART_Link1|loadmem_wordcount [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_Link1|loadmem_wordcount[30]~91 ),
	.combout(\UART_Link1|loadmem_wordcount[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[31]~92 .lut_mask = 16'hA5A5;
defparam \UART_Link1|loadmem_wordcount[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \UART_Link1|loadmem_wordcount[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|loadmem_wordcount[31]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loadmem_wordcount [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loadmem_wordcount[31] .is_wysiwyg = "true";
defparam \UART_Link1|loadmem_wordcount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \UART_Link1|Equal0~8 (
// Equation(s):
// \UART_Link1|Equal0~8_combout  = (\UART_Link1|loadmem_wordcount [31]) # ((\UART_Link1|loadmem_wordcount [30]) # ((\UART_Link1|loadmem_wordcount [29]) # (\UART_Link1|loadmem_wordcount [28])))

	.dataa(\UART_Link1|loadmem_wordcount [31]),
	.datab(\UART_Link1|loadmem_wordcount [30]),
	.datac(\UART_Link1|loadmem_wordcount [29]),
	.datad(\UART_Link1|loadmem_wordcount [28]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~8 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \UART_Link1|Equal0~6 (
// Equation(s):
// \UART_Link1|Equal0~6_combout  = (\UART_Link1|loadmem_wordcount [22]) # ((\UART_Link1|loadmem_wordcount [23]) # ((\UART_Link1|loadmem_wordcount [21]) # (\UART_Link1|loadmem_wordcount [20])))

	.dataa(\UART_Link1|loadmem_wordcount [22]),
	.datab(\UART_Link1|loadmem_wordcount [23]),
	.datac(\UART_Link1|loadmem_wordcount [21]),
	.datad(\UART_Link1|loadmem_wordcount [20]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~6 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \UART_Link1|Equal0~7 (
// Equation(s):
// \UART_Link1|Equal0~7_combout  = (\UART_Link1|loadmem_wordcount [25]) # ((\UART_Link1|loadmem_wordcount [26]) # ((\UART_Link1|loadmem_wordcount [24]) # (\UART_Link1|loadmem_wordcount [27])))

	.dataa(\UART_Link1|loadmem_wordcount [25]),
	.datab(\UART_Link1|loadmem_wordcount [26]),
	.datac(\UART_Link1|loadmem_wordcount [24]),
	.datad(\UART_Link1|loadmem_wordcount [27]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~7 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \UART_Link1|Equal0~5 (
// Equation(s):
// \UART_Link1|Equal0~5_combout  = (\UART_Link1|loadmem_wordcount [16]) # ((\UART_Link1|loadmem_wordcount [18]) # ((\UART_Link1|loadmem_wordcount [19]) # (\UART_Link1|loadmem_wordcount [17])))

	.dataa(\UART_Link1|loadmem_wordcount [16]),
	.datab(\UART_Link1|loadmem_wordcount [18]),
	.datac(\UART_Link1|loadmem_wordcount [19]),
	.datad(\UART_Link1|loadmem_wordcount [17]),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~5 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \UART_Link1|Equal0~9 (
// Equation(s):
// \UART_Link1|Equal0~9_combout  = (\UART_Link1|Equal0~8_combout ) # ((\UART_Link1|Equal0~6_combout ) # ((\UART_Link1|Equal0~7_combout ) # (\UART_Link1|Equal0~5_combout )))

	.dataa(\UART_Link1|Equal0~8_combout ),
	.datab(\UART_Link1|Equal0~6_combout ),
	.datac(\UART_Link1|Equal0~7_combout ),
	.datad(\UART_Link1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal0~9 .lut_mask = 16'hFFFE;
defparam \UART_Link1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector53~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector53~0_combout  = (\FLASHMEM_Controller1|state.s_reset_done~q ) # ((\FLASHMEM_Controller1|state.s_idle~q  & (!\restart_system~q  & !\UART_Link1|iob_fmem_enable~q )))

	.dataa(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datab(\FLASHMEM_Controller1|state.s_idle~q ),
	.datac(\restart_system~q ),
	.datad(\UART_Link1|iob_fmem_enable~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector53~0 .lut_mask = 16'hAAAE;
defparam \FLASHMEM_Controller1|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state.s_trans_null~0 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state.s_trans_null~0_combout  = !\FLASHMEM_Controller1|trans_state.s_trans_finish~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state.s_trans_null~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_null~0 .lut_mask = 16'h0F0F;
defparam \FLASHMEM_Controller1|trans_state.s_trans_null~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[0]~33 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[0]~33_combout  = \FLASHMEM_Controller1|shift_reg_idx [0] $ (VCC)
// \FLASHMEM_Controller1|shift_reg_idx[0]~34  = CARRY(\FLASHMEM_Controller1|shift_reg_idx [0])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[0]~33_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[0]~34 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~33 .lut_mask = 16'h33CC;
defparam \FLASHMEM_Controller1|shift_reg_idx[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout  = !\FLASHMEM_Controller1|trans_state.s_trans_null~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 .lut_mask = 16'h0F0F;
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \FLASHMEM_Controller1|trans_state.s_trans_opcode (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|trans_state.s_trans_opcode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|trans_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_opcode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[3]~39 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[3]~39_combout  = (\FLASHMEM_Controller1|shift_reg_idx [3] & (!\FLASHMEM_Controller1|shift_reg_idx[2]~38 )) # (!\FLASHMEM_Controller1|shift_reg_idx [3] & ((\FLASHMEM_Controller1|shift_reg_idx[2]~38 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[3]~40  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[2]~38 ) # (!\FLASHMEM_Controller1|shift_reg_idx [3]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[2]~38 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[3]~39_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[3]~40 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[3]~39 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[4]~45 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[4]~45_combout  = (\FLASHMEM_Controller1|shift_reg_idx [4] & (\FLASHMEM_Controller1|shift_reg_idx[3]~40  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [4] & (!\FLASHMEM_Controller1|shift_reg_idx[3]~40  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[4]~46  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [4] & !\FLASHMEM_Controller1|shift_reg_idx[3]~40 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[3]~40 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[4]~45_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[4]~46 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[4]~45 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[4]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[16]~32 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[16]~32_combout  = (\FLASHMEM_Controller1|state.s_control~q  & \FLASHMEM_Controller1|trans_state.s_trans_null~q )

	.dataa(\FLASHMEM_Controller1|state.s_control~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[16]~32 .lut_mask = 16'hA0A0;
defparam \FLASHMEM_Controller1|shift_reg_idx[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout  = !\UART_Link1|state.s_fmem_erase_sector~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 .lut_mask = 16'h00FF;
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \UART_Link1|Selector352~0 (
// Equation(s):
// \UART_Link1|Selector352~0_combout  = (\UART_Link1|state.s_fmem_write_page~q  & (((\UART_Link1|fmem_fsm_jumping~q ) # (!\UART_Link1|fmem_returned~q )))) # (!\UART_Link1|state.s_fmem_write_page~q  & (\UART_Link1|state.s_fmem_erase_sector~q  & 
// ((\UART_Link1|fmem_fsm_jumping~q ) # (!\UART_Link1|fmem_returned~q ))))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(\UART_Link1|fmem_fsm_jumping~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector352~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector352~0 .lut_mask = 16'hEE0E;
defparam \UART_Link1|Selector352~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \UART_Link1|Selector352~1 (
// Equation(s):
// \UART_Link1|Selector352~1_combout  = (\UART_Link1|Selector352~0_combout ) # ((\UART_Link1|fmem_fsm_jumping~q  & ((!\UART_Link1|state.s_fmem_control_wait~q ) # (!\FLASHMEM_Controller1|ready~q ))))

	.dataa(\FLASHMEM_Controller1|ready~q ),
	.datab(\UART_Link1|Selector352~0_combout ),
	.datac(\UART_Link1|fmem_fsm_jumping~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector352~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector352~1 .lut_mask = 16'hDCFC;
defparam \UART_Link1|Selector352~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~0 (
// Equation(s):
// \DRAM_Controller1|Add0~0_combout  = \DRAM_Controller1|startup_wait_count [0] $ (VCC)
// \DRAM_Controller1|Add0~1  = CARRY(\DRAM_Controller1|startup_wait_count [0])

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~0_combout ),
	.cout(\DRAM_Controller1|Add0~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~0 .lut_mask = 16'h33CC;
defparam \DRAM_Controller1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~47 (
// Equation(s):
// \DRAM_Controller1|Add0~47_combout  = (\DRAM_Controller1|Add0~0_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~0_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~47 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \DRAM_Controller1|startup_wait_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~2 (
// Equation(s):
// \DRAM_Controller1|Add0~2_combout  = (\DRAM_Controller1|startup_wait_count [1] & (\DRAM_Controller1|Add0~1  & VCC)) # (!\DRAM_Controller1|startup_wait_count [1] & (!\DRAM_Controller1|Add0~1 ))
// \DRAM_Controller1|Add0~3  = CARRY((!\DRAM_Controller1|startup_wait_count [1] & !\DRAM_Controller1|Add0~1 ))

	.dataa(\DRAM_Controller1|startup_wait_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~1 ),
	.combout(\DRAM_Controller1|Add0~2_combout ),
	.cout(\DRAM_Controller1|Add0~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~2 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~45 (
// Equation(s):
// \DRAM_Controller1|Add0~45_combout  = (\DRAM_Controller1|Add0~2_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~45 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \DRAM_Controller1|startup_wait_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~4 (
// Equation(s):
// \DRAM_Controller1|Add0~4_combout  = (\DRAM_Controller1|startup_wait_count [2] & (\DRAM_Controller1|Add0~3  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [2] & ((GND) # (!\DRAM_Controller1|Add0~3 )))
// \DRAM_Controller1|Add0~5  = CARRY((!\DRAM_Controller1|Add0~3 ) # (!\DRAM_Controller1|startup_wait_count [2]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~3 ),
	.combout(\DRAM_Controller1|Add0~4_combout ),
	.cout(\DRAM_Controller1|Add0~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~4 .lut_mask = 16'hC33F;
defparam \DRAM_Controller1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~6 (
// Equation(s):
// \DRAM_Controller1|Add0~6_combout  = (!\DRAM_Controller1|Add0~4_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~6 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \DRAM_Controller1|startup_wait_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \DRAM_Controller1|Add0~7 (
// Equation(s):
// \DRAM_Controller1|Add0~7_combout  = (\DRAM_Controller1|startup_wait_count [3] & (\DRAM_Controller1|Add0~5  & VCC)) # (!\DRAM_Controller1|startup_wait_count [3] & (!\DRAM_Controller1|Add0~5 ))
// \DRAM_Controller1|Add0~8  = CARRY((!\DRAM_Controller1|startup_wait_count [3] & !\DRAM_Controller1|Add0~5 ))

	.dataa(\DRAM_Controller1|startup_wait_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~5 ),
	.combout(\DRAM_Controller1|Add0~7_combout ),
	.cout(\DRAM_Controller1|Add0~8 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~7 .lut_mask = 16'hA505;
defparam \DRAM_Controller1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \DRAM_Controller1|Add0~46 (
// Equation(s):
// \DRAM_Controller1|Add0~46_combout  = (\DRAM_Controller1|Add0~7_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~46 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \DRAM_Controller1|startup_wait_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \DRAM_Controller1|Equal1~0 (
// Equation(s):
// \DRAM_Controller1|Equal1~0_combout  = (!\DRAM_Controller1|startup_wait_count [3] & !\DRAM_Controller1|startup_wait_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|startup_wait_count [3]),
	.datad(\DRAM_Controller1|startup_wait_count [1]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~0 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~9 (
// Equation(s):
// \DRAM_Controller1|Add0~9_combout  = (\DRAM_Controller1|startup_wait_count [4] & (\DRAM_Controller1|Add0~8  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [4] & ((GND) # (!\DRAM_Controller1|Add0~8 )))
// \DRAM_Controller1|Add0~10  = CARRY((!\DRAM_Controller1|Add0~8 ) # (!\DRAM_Controller1|startup_wait_count [4]))

	.dataa(\DRAM_Controller1|startup_wait_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~8 ),
	.combout(\DRAM_Controller1|Add0~9_combout ),
	.cout(\DRAM_Controller1|Add0~10 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~9 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~11 (
// Equation(s):
// \DRAM_Controller1|Add0~11_combout  = (!\DRAM_Controller1|Add0~9_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~9_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~11 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \DRAM_Controller1|startup_wait_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~12 (
// Equation(s):
// \DRAM_Controller1|Add0~12_combout  = (\DRAM_Controller1|startup_wait_count [5] & (!\DRAM_Controller1|Add0~10 )) # (!\DRAM_Controller1|startup_wait_count [5] & (\DRAM_Controller1|Add0~10  & VCC))
// \DRAM_Controller1|Add0~13  = CARRY((\DRAM_Controller1|startup_wait_count [5] & !\DRAM_Controller1|Add0~10 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~10 ),
	.combout(\DRAM_Controller1|Add0~12_combout ),
	.cout(\DRAM_Controller1|Add0~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~12 .lut_mask = 16'h3C0C;
defparam \DRAM_Controller1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~14 (
// Equation(s):
// \DRAM_Controller1|Add0~14_combout  = (!\DRAM_Controller1|Add0~12_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~12_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~14 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \DRAM_Controller1|startup_wait_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \DRAM_Controller1|Add0~15 (
// Equation(s):
// \DRAM_Controller1|Add0~15_combout  = (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|Add0~13  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [6] & ((GND) # (!\DRAM_Controller1|Add0~13 )))
// \DRAM_Controller1|Add0~16  = CARRY((!\DRAM_Controller1|Add0~13 ) # (!\DRAM_Controller1|startup_wait_count [6]))

	.dataa(\DRAM_Controller1|startup_wait_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~13 ),
	.combout(\DRAM_Controller1|Add0~15_combout ),
	.cout(\DRAM_Controller1|Add0~16 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~15 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~17 (
// Equation(s):
// \DRAM_Controller1|Add0~17_combout  = (!\DRAM_Controller1|Add0~15_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~15_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~17 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \DRAM_Controller1|startup_wait_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \DRAM_Controller1|Add0~18 (
// Equation(s):
// \DRAM_Controller1|Add0~18_combout  = (\DRAM_Controller1|startup_wait_count [7] & (\DRAM_Controller1|Add0~16  & VCC)) # (!\DRAM_Controller1|startup_wait_count [7] & (!\DRAM_Controller1|Add0~16 ))
// \DRAM_Controller1|Add0~19  = CARRY((!\DRAM_Controller1|startup_wait_count [7] & !\DRAM_Controller1|Add0~16 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~16 ),
	.combout(\DRAM_Controller1|Add0~18_combout ),
	.cout(\DRAM_Controller1|Add0~19 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~18 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~23 (
// Equation(s):
// \DRAM_Controller1|Add0~23_combout  = (\DRAM_Controller1|Add0~18_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~18_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~23 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \DRAM_Controller1|startup_wait_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \DRAM_Controller1|Add0~20 (
// Equation(s):
// \DRAM_Controller1|Add0~20_combout  = (\DRAM_Controller1|startup_wait_count [8] & (\DRAM_Controller1|Add0~19  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [8] & ((GND) # (!\DRAM_Controller1|Add0~19 )))
// \DRAM_Controller1|Add0~21  = CARRY((!\DRAM_Controller1|Add0~19 ) # (!\DRAM_Controller1|startup_wait_count [8]))

	.dataa(\DRAM_Controller1|startup_wait_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~19 ),
	.combout(\DRAM_Controller1|Add0~20_combout ),
	.cout(\DRAM_Controller1|Add0~21 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~20 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \DRAM_Controller1|Add0~22 (
// Equation(s):
// \DRAM_Controller1|Add0~22_combout  = (!\DRAM_Controller1|Add0~20_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~20_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~22 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \DRAM_Controller1|startup_wait_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \DRAM_Controller1|Add0~24 (
// Equation(s):
// \DRAM_Controller1|Add0~24_combout  = (\DRAM_Controller1|startup_wait_count [9] & (!\DRAM_Controller1|Add0~21 )) # (!\DRAM_Controller1|startup_wait_count [9] & (\DRAM_Controller1|Add0~21  & VCC))
// \DRAM_Controller1|Add0~25  = CARRY((\DRAM_Controller1|startup_wait_count [9] & !\DRAM_Controller1|Add0~21 ))

	.dataa(\DRAM_Controller1|startup_wait_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~21 ),
	.combout(\DRAM_Controller1|Add0~24_combout ),
	.cout(\DRAM_Controller1|Add0~25 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~24 .lut_mask = 16'h5A0A;
defparam \DRAM_Controller1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \DRAM_Controller1|Add0~26 (
// Equation(s):
// \DRAM_Controller1|Add0~26_combout  = (!\DRAM_Controller1|Add0~24_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~24_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~26 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \DRAM_Controller1|startup_wait_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~27 (
// Equation(s):
// \DRAM_Controller1|Add0~27_combout  = (\DRAM_Controller1|startup_wait_count [10] & (\DRAM_Controller1|Add0~25  $ (GND))) # (!\DRAM_Controller1|startup_wait_count [10] & ((GND) # (!\DRAM_Controller1|Add0~25 )))
// \DRAM_Controller1|Add0~28  = CARRY((!\DRAM_Controller1|Add0~25 ) # (!\DRAM_Controller1|startup_wait_count [10]))

	.dataa(\DRAM_Controller1|startup_wait_count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~25 ),
	.combout(\DRAM_Controller1|Add0~27_combout ),
	.cout(\DRAM_Controller1|Add0~28 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~27 .lut_mask = 16'hA55F;
defparam \DRAM_Controller1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~29 (
// Equation(s):
// \DRAM_Controller1|Add0~29_combout  = (!\DRAM_Controller1|Add0~27_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~29 .lut_mask = 16'h0055;
defparam \DRAM_Controller1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \DRAM_Controller1|startup_wait_count[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~30 (
// Equation(s):
// \DRAM_Controller1|Add0~30_combout  = (\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|Add0~28  & VCC)) # (!\DRAM_Controller1|startup_wait_count [11] & (!\DRAM_Controller1|Add0~28 ))
// \DRAM_Controller1|Add0~31  = CARRY((!\DRAM_Controller1|startup_wait_count [11] & !\DRAM_Controller1|Add0~28 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~28 ),
	.combout(\DRAM_Controller1|Add0~30_combout ),
	.cout(\DRAM_Controller1|Add0~31 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~30 .lut_mask = 16'hC303;
defparam \DRAM_Controller1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \DRAM_Controller1|Add0~32 (
// Equation(s):
// \DRAM_Controller1|Add0~32_combout  = (\DRAM_Controller1|Add0~30_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~30_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~32 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \DRAM_Controller1|startup_wait_count[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[11] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \DRAM_Controller1|Add0~33 (
// Equation(s):
// \DRAM_Controller1|Add0~33_combout  = (\DRAM_Controller1|startup_wait_count [12] & ((GND) # (!\DRAM_Controller1|Add0~31 ))) # (!\DRAM_Controller1|startup_wait_count [12] & (\DRAM_Controller1|Add0~31  $ (GND)))
// \DRAM_Controller1|Add0~34  = CARRY((\DRAM_Controller1|startup_wait_count [12]) # (!\DRAM_Controller1|Add0~31 ))

	.dataa(\DRAM_Controller1|startup_wait_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~31 ),
	.combout(\DRAM_Controller1|Add0~33_combout ),
	.cout(\DRAM_Controller1|Add0~34 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~33 .lut_mask = 16'h5AAF;
defparam \DRAM_Controller1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \DRAM_Controller1|Add0~35 (
// Equation(s):
// \DRAM_Controller1|Add0~35_combout  = (\DRAM_Controller1|Add0~33_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~33_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~35 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \DRAM_Controller1|startup_wait_count[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[12] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \DRAM_Controller1|Equal2~1 (
// Equation(s):
// \DRAM_Controller1|Equal2~1_combout  = (!\DRAM_Controller1|startup_wait_count [12] & (!\DRAM_Controller1|startup_wait_count [11] & (\DRAM_Controller1|startup_wait_count [9] & \DRAM_Controller1|startup_wait_count [10])))

	.dataa(\DRAM_Controller1|startup_wait_count [12]),
	.datab(\DRAM_Controller1|startup_wait_count [11]),
	.datac(\DRAM_Controller1|startup_wait_count [9]),
	.datad(\DRAM_Controller1|startup_wait_count [10]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~1 .lut_mask = 16'h1000;
defparam \DRAM_Controller1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \DRAM_Controller1|Equal2~0 (
// Equation(s):
// \DRAM_Controller1|Equal2~0_combout  = (\DRAM_Controller1|startup_wait_count [6] & (\DRAM_Controller1|startup_wait_count [5] & (\DRAM_Controller1|startup_wait_count [8] & !\DRAM_Controller1|startup_wait_count [7])))

	.dataa(\DRAM_Controller1|startup_wait_count [6]),
	.datab(\DRAM_Controller1|startup_wait_count [5]),
	.datac(\DRAM_Controller1|startup_wait_count [8]),
	.datad(\DRAM_Controller1|startup_wait_count [7]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~0 .lut_mask = 16'h0080;
defparam \DRAM_Controller1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \DRAM_Controller1|Add0~36 (
// Equation(s):
// \DRAM_Controller1|Add0~36_combout  = (\DRAM_Controller1|startup_wait_count [13] & (!\DRAM_Controller1|Add0~34 )) # (!\DRAM_Controller1|startup_wait_count [13] & (\DRAM_Controller1|Add0~34  & VCC))
// \DRAM_Controller1|Add0~37  = CARRY((\DRAM_Controller1|startup_wait_count [13] & !\DRAM_Controller1|Add0~34 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~34 ),
	.combout(\DRAM_Controller1|Add0~36_combout ),
	.cout(\DRAM_Controller1|Add0~37 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~36 .lut_mask = 16'h3C0C;
defparam \DRAM_Controller1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \DRAM_Controller1|Add0~38 (
// Equation(s):
// \DRAM_Controller1|Add0~38_combout  = (!\DRAM_Controller1|Add0~36_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|Add0~36_combout ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~38 .lut_mask = 16'h0033;
defparam \DRAM_Controller1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \DRAM_Controller1|startup_wait_count[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[13] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~39 (
// Equation(s):
// \DRAM_Controller1|Add0~39_combout  = (\DRAM_Controller1|startup_wait_count [14] & ((GND) # (!\DRAM_Controller1|Add0~37 ))) # (!\DRAM_Controller1|startup_wait_count [14] & (\DRAM_Controller1|Add0~37  $ (GND)))
// \DRAM_Controller1|Add0~40  = CARRY((\DRAM_Controller1|startup_wait_count [14]) # (!\DRAM_Controller1|Add0~37 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|startup_wait_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add0~37 ),
	.combout(\DRAM_Controller1|Add0~39_combout ),
	.cout(\DRAM_Controller1|Add0~40 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add0~39 .lut_mask = 16'h3CCF;
defparam \DRAM_Controller1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \DRAM_Controller1|Add0~41 (
// Equation(s):
// \DRAM_Controller1|Add0~41_combout  = (\DRAM_Controller1|Add0~39_combout  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add0~39_combout ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~41 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \DRAM_Controller1|startup_wait_count[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[14] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \DRAM_Controller1|Add0~42 (
// Equation(s):
// \DRAM_Controller1|Add0~42_combout  = \DRAM_Controller1|Add0~40  $ (!\DRAM_Controller1|startup_wait_count [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [15]),
	.cin(\DRAM_Controller1|Add0~40 ),
	.combout(\DRAM_Controller1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~42 .lut_mask = 16'hF00F;
defparam \DRAM_Controller1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \DRAM_Controller1|Add0~44 (
// Equation(s):
// \DRAM_Controller1|Add0~44_combout  = (\DRAM_Controller1|Add0~42_combout  & !\restart_system~q )

	.dataa(\DRAM_Controller1|Add0~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add0~44 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \DRAM_Controller1|startup_wait_count[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|startup_wait_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|startup_wait_count[15] .is_wysiwyg = "true";
defparam \DRAM_Controller1|startup_wait_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \DRAM_Controller1|Equal2~2 (
// Equation(s):
// \DRAM_Controller1|Equal2~2_combout  = (!\DRAM_Controller1|startup_wait_count [15] & (!\DRAM_Controller1|startup_wait_count [14] & \DRAM_Controller1|startup_wait_count [13]))

	.dataa(\DRAM_Controller1|startup_wait_count [15]),
	.datab(gnd),
	.datac(\DRAM_Controller1|startup_wait_count [14]),
	.datad(\DRAM_Controller1|startup_wait_count [13]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~2 .lut_mask = 16'h0500;
defparam \DRAM_Controller1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \DRAM_Controller1|Equal1~1 (
// Equation(s):
// \DRAM_Controller1|Equal1~1_combout  = (\DRAM_Controller1|Equal1~0_combout  & (\DRAM_Controller1|Equal2~1_combout  & (\DRAM_Controller1|Equal2~0_combout  & \DRAM_Controller1|Equal2~2_combout )))

	.dataa(\DRAM_Controller1|Equal1~0_combout ),
	.datab(\DRAM_Controller1|Equal2~1_combout ),
	.datac(\DRAM_Controller1|Equal2~0_combout ),
	.datad(\DRAM_Controller1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~1 .lut_mask = 16'h8000;
defparam \DRAM_Controller1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \DRAM_Controller1|Equal5~0 (
// Equation(s):
// \DRAM_Controller1|Equal5~0_combout  = (!\DRAM_Controller1|startup_wait_count [0] & (\DRAM_Controller1|Equal1~1_combout  & (\DRAM_Controller1|startup_wait_count [4] & \DRAM_Controller1|startup_wait_count [2])))

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal5~0 .lut_mask = 16'h4000;
defparam \DRAM_Controller1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \DRAM_Controller1|state~44 (
// Equation(s):
// \DRAM_Controller1|state~44_combout  = (!\restart_system~q  & ((\DRAM_Controller1|Equal5~0_combout ) # (\DRAM_Controller1|state.s_startup~q )))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~44 .lut_mask = 16'h00FA;
defparam \DRAM_Controller1|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \DRAM_Controller1|state.s_startup (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_startup .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \DRAM_Controller1|Selector40~0 (
// Equation(s):
// \DRAM_Controller1|Selector40~0_combout  = (\DRAM_Controller1|ready_for_new~q ) # ((\DRAM_Controller1|Equal5~0_combout  & !\DRAM_Controller1|state.s_startup~q ))

	.dataa(\DRAM_Controller1|Equal5~0_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\DRAM_Controller1|state.s_startup~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector40~0 .lut_mask = 16'hF0FA;
defparam \DRAM_Controller1|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \DRAM_Controller1|ready_for_new (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|ready_for_new~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|ready_for_new .is_wysiwyg = "true";
defparam \DRAM_Controller1|ready_for_new .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \uart_link_enable~1 (
// Equation(s):
// \uart_link_enable~1_combout  = (\uart_link_enable~q ) # ((\state.s_init_wait~q  & (\DRAM_Controller1|ready_for_new~q  & \FLASHMEM_Controller1|reset_done~q )))

	.dataa(\uart_link_enable~q ),
	.datab(\state.s_init_wait~q ),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\FLASHMEM_Controller1|reset_done~q ),
	.cin(gnd),
	.combout(\uart_link_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_link_enable~1 .lut_mask = 16'hEAAA;
defparam \uart_link_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \uart_link_enable~feeder (
// Equation(s):
// \uart_link_enable~feeder_combout  = \uart_link_enable~1_combout 

	.dataa(gnd),
	.datab(\uart_link_enable~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_link_enable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_link_enable~feeder .lut_mask = 16'hCCCC;
defparam \uart_link_enable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas uart_link_enable(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\uart_link_enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_link_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_link_enable.is_wysiwyg = "true";
defparam uart_link_enable.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \UART_Link1|fmem_fsm_jumping (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector352~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_fsm_jumping~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_fsm_jumping .is_wysiwyg = "true";
defparam \UART_Link1|fmem_fsm_jumping .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \UART_Link1|Selector370~0 (
// Equation(s):
// \UART_Link1|Selector370~0_combout  = (\UART_Link1|fmem_fsm_jumping~q  & (\FLASHMEM_Controller1|ready~q  & \UART_Link1|state.s_fmem_control_wait~q ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_fsm_jumping~q ),
	.datac(\FLASHMEM_Controller1|ready~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector370~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector370~0 .lut_mask = 16'hC000;
defparam \UART_Link1|Selector370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \UART_Link1|Selector74~0 (
// Equation(s):
// \UART_Link1|Selector74~0_combout  = (!\UART_Link1|state.s_fmem_write_page~q  & !\UART_Link1|state.s_fmem_erase_sector~q )

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector74~0 .lut_mask = 16'h0505;
defparam \UART_Link1|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \UART_Link1|Selector370~1 (
// Equation(s):
// \UART_Link1|Selector370~1_combout  = (\UART_Link1|Selector370~0_combout ) # ((\UART_Link1|fmem_returned~q  & ((\UART_Link1|Selector74~0_combout ) # (\UART_Link1|state.s_fmem_control_wait~q ))))

	.dataa(\UART_Link1|Selector370~0_combout ),
	.datab(\UART_Link1|Selector74~0_combout ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector370~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector370~1 .lut_mask = 16'hFAEA;
defparam \UART_Link1|Selector370~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \UART_Link1|fmem_returned (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector370~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_returned~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_returned .is_wysiwyg = "true";
defparam \UART_Link1|fmem_returned .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state~37 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state~37_combout  = (!\UART_Link1|fmem_returned~q  & (\uart_link_enable~q  & ((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q ))))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state~37 .lut_mask = 16'h0E00;
defparam \UART_Link1|fmem_write_enable_next_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_write_enable_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page .is_wysiwyg = "true";
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~36 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~36_combout  = (\UART_Link1|state.s_fmem_write_enable~q  & \UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q )

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_write_enable_next_state.s_fmem_write_page~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~36 .lut_mask = 16'hAA00;
defparam \UART_Link1|fmem_wait_next_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~37 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~37_combout  = (!\UART_Link1|fmem_write_enable_next_state~36_combout  & (\uart_link_enable~q  & ((!\UART_Link1|iob_fmem_enable~0_combout ) # (!\UART_Link1|Selector74~0_combout ))))

	.dataa(\UART_Link1|fmem_write_enable_next_state~36_combout ),
	.datab(\uart_link_enable~q ),
	.datac(\UART_Link1|Selector74~0_combout ),
	.datad(\UART_Link1|iob_fmem_enable~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~37 .lut_mask = 16'h0444;
defparam \UART_Link1|fmem_wait_next_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \UART_Link1|fmem_wait_next_state.s_fmem_write_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_wait_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_fmem_write_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_fmem_write_page .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_fmem_write_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \UART_Link1|state~36 (
// Equation(s):
// \UART_Link1|state~36_combout  = (\UART_Link1|fmem_wait_next_state.s_fmem_write_page~q  & \UART_Link1|state.s_fmem_control_wait~q )

	.dataa(gnd),
	.datab(\UART_Link1|fmem_wait_next_state.s_fmem_write_page~q ),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~36 .lut_mask = 16'hCC00;
defparam \UART_Link1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr[0]~0 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr[0]~0_combout  = (\UART_Link1|state.s_sdram_write_wait~q  & \DRAM_Controller1|ready_for_new~q )

	.dataa(gnd),
	.datab(\UART_Link1|state.s_sdram_write_wait~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[0]~0 .lut_mask = 16'hCC00;
defparam \UART_Link1|sdram_write_wait_ctr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~39 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~39_combout  = (\UART_Link1|state.s_fmem_read_page~q  & !\UART_Link1|state.s_fmem_write_enable~q )

	.dataa(\UART_Link1|state.s_fmem_read_page~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_write_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~39 .lut_mask = 16'h00AA;
defparam \UART_Link1|fmem_wait_next_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \UART_Link1|fmem_wait_next_state.s_fmem_read_page_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_wait_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_fmem_read_page_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_fmem_read_page_done .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_fmem_read_page_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \UART_Link1|state~42 (
// Equation(s):
// \UART_Link1|state~42_combout  = (\UART_Link1|fmem_wait_next_state.s_fmem_read_page_done~q  & \UART_Link1|state.s_fmem_control_wait~q )

	.dataa(\UART_Link1|fmem_wait_next_state.s_fmem_read_page_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~42 .lut_mask = 16'hAA00;
defparam \UART_Link1|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \UART_Link1|state.s_fmem_read_page_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_read_page_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_read_page_done .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_read_page_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \UART_Link1|Selector62~0 (
// Equation(s):
// \UART_Link1|Selector62~0_combout  = (!\UART_Link1|Equal0~4_combout  & (!\UART_Link1|Equal0~9_combout  & \UART_Link1|state.s_load_fmem~q ))

	.dataa(\UART_Link1|Equal0~4_combout ),
	.datab(gnd),
	.datac(\UART_Link1|Equal0~9_combout ),
	.datad(\UART_Link1|state.s_load_fmem~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector62~0 .lut_mask = 16'h0500;
defparam \UART_Link1|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \UART_Link1|state.s_init_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_init_done .is_wysiwyg = "true";
defparam \UART_Link1|state.s_init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state.s_init~0 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state.s_init~0_combout  = (\UART_Link1|fmem_write_enable_next_state.s_init~q ) # ((\uart_link_enable~q  & \UART_Link1|fmem_write_enable_next_state~36_combout ))

	.dataa(\uart_link_enable~q ),
	.datab(gnd),
	.datac(\UART_Link1|fmem_write_enable_next_state.s_init~q ),
	.datad(\UART_Link1|fmem_write_enable_next_state~36_combout ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state.s_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_init~0 .lut_mask = 16'hFAF0;
defparam \UART_Link1|fmem_write_enable_next_state.s_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \UART_Link1|fmem_write_enable_next_state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_write_enable_next_state.s_init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_write_enable_next_state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_init .is_wysiwyg = "true";
defparam \UART_Link1|fmem_write_enable_next_state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~40 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~40_combout  = (\UART_Link1|fmem_write_enable_next_state.s_init~q ) # (!\UART_Link1|state.s_fmem_write_enable~q )

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_write_enable_next_state.s_init~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~40 .lut_mask = 16'hFF55;
defparam \UART_Link1|fmem_wait_next_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \UART_Link1|fmem_wait_next_state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_wait_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_init .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \UART_Link1|state~44 (
// Equation(s):
// \UART_Link1|state~44_combout  = (\UART_Link1|fmem_wait_next_state.s_init~q ) # (!\UART_Link1|state.s_fmem_control_wait~q )

	.dataa(gnd),
	.datab(\UART_Link1|state.s_fmem_control_wait~q ),
	.datac(gnd),
	.datad(\UART_Link1|fmem_wait_next_state.s_init~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~44_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~44 .lut_mask = 16'hFF33;
defparam \UART_Link1|state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \UART_Link1|state.s_init (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_init .is_wysiwyg = "true";
defparam \UART_Link1|state.s_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \UART_Link1|Selector60~0 (
// Equation(s):
// \UART_Link1|Selector60~0_combout  = ((!\UART_Link1|state.s_init_done~q  & \UART_Link1|loading_memory~q )) # (!\UART_Link1|state.s_init~q )

	.dataa(\UART_Link1|state.s_init_done~q ),
	.datab(gnd),
	.datac(\UART_Link1|loading_memory~q ),
	.datad(\UART_Link1|state.s_init~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector60~0 .lut_mask = 16'h50FF;
defparam \UART_Link1|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \UART_Link1|loading_memory (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|loading_memory~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|loading_memory .is_wysiwyg = "true";
defparam \UART_Link1|loading_memory .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \UART_Link1|state.s_listen~1 (
// Equation(s):
// \UART_Link1|state.s_listen~1_combout  = (!\UART_Link1|loading_memory~q  & ((\UART_Link1|state.s_fmem_read_page_done~q ) # ((\UART_Link1|sdram_write_wait_ctr[0]~0_combout  & \UART_Link1|Equal7~10_combout ))))

	.dataa(\UART_Link1|sdram_write_wait_ctr[0]~0_combout ),
	.datab(\UART_Link1|state.s_fmem_read_page_done~q ),
	.datac(\UART_Link1|Equal7~10_combout ),
	.datad(\UART_Link1|loading_memory~q ),
	.cin(gnd),
	.combout(\UART_Link1|state.s_listen~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state.s_listen~1 .lut_mask = 16'h00EC;
defparam \UART_Link1|state.s_listen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \UART_Link1|fmem_wait_next_state.s_listen (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_enable~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_wait_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_listen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_listen .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_listen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \UART_Link1|state.s_listen~0 (
// Equation(s):
// \UART_Link1|state.s_listen~0_combout  = (\UART_Link1|state.s_init_done~q ) # ((\UART_Link1|fmem_wait_next_state.s_listen~q  & (\FLASHMEM_Controller1|ready~q  & \UART_Link1|state.s_fmem_control_wait~q )))

	.dataa(\UART_Link1|state.s_init_done~q ),
	.datab(\UART_Link1|fmem_wait_next_state.s_listen~q ),
	.datac(\FLASHMEM_Controller1|ready~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state.s_listen~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state.s_listen~0 .lut_mask = 16'hEAAA;
defparam \UART_Link1|state.s_listen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \UART_Link1|state.s_listen~2 (
// Equation(s):
// \UART_Link1|state.s_listen~2_combout  = (\UART_Link1|state.s_listen~q ) # ((\uart_link_enable~q  & ((\UART_Link1|state.s_listen~1_combout ) # (\UART_Link1|state.s_listen~0_combout ))))

	.dataa(\UART_Link1|state.s_listen~1_combout ),
	.datab(\UART_Link1|state.s_listen~0_combout ),
	.datac(\UART_Link1|state.s_listen~q ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|state.s_listen~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state.s_listen~2 .lut_mask = 16'hFEF0;
defparam \UART_Link1|state.s_listen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \UART_Link1|state.s_listen (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state.s_listen~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_listen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_listen .is_wysiwyg = "true";
defparam \UART_Link1|state.s_listen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \UART_Link1|state~37 (
// Equation(s):
// \UART_Link1|state~37_combout  = (\UART_Link1|state.s_listen~q ) # (((\UART_Link1|state.s_fmem_control_wait~q  & !\FLASHMEM_Controller1|ready~q )) # (!\uart_link_enable~q ))

	.dataa(\UART_Link1|state.s_fmem_control_wait~q ),
	.datab(\FLASHMEM_Controller1|ready~q ),
	.datac(\UART_Link1|state.s_listen~q ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~37 .lut_mask = 16'hF2FF;
defparam \UART_Link1|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \UART_Link1|state~38 (
// Equation(s):
// \UART_Link1|state~38_combout  = (!\UART_Link1|state~37_combout  & (((\DRAM_Controller1|ready_for_new~q  & \UART_Link1|Equal7~10_combout )) # (!\UART_Link1|state.s_sdram_write_wait~q )))

	.dataa(\UART_Link1|state~37_combout ),
	.datab(\DRAM_Controller1|ready_for_new~q ),
	.datac(\UART_Link1|Equal7~10_combout ),
	.datad(\UART_Link1|state.s_sdram_write_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~38 .lut_mask = 16'h4055;
defparam \UART_Link1|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \UART_Link1|state.s_fmem_write_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_write_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_write_page .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_write_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state~36 (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state~36_combout  = (!\UART_Link1|fmem_returned~q  & ((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q )))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state~36 .lut_mask = 16'h0E0E;
defparam \UART_Link1|fmem_write_enable_next_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \UART_Link1|state.s_fmem_write_enable (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_write_enable_next_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_write_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_write_enable .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_write_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder (
// Equation(s):
// \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder_combout  = \UART_Link1|state.s_fmem_erase_sector~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_write_enable_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector .is_wysiwyg = "true";
defparam \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \UART_Link1|fmem_wait_next_state~38 (
// Equation(s):
// \UART_Link1|fmem_wait_next_state~38_combout  = (\UART_Link1|state.s_fmem_write_enable~q  & \UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q )

	.dataa(\UART_Link1|state.s_fmem_write_enable~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_wait_next_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state~38 .lut_mask = 16'hAA00;
defparam \UART_Link1|fmem_wait_next_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_wait_next_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_wait_next_state~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector .is_wysiwyg = "true";
defparam \UART_Link1|fmem_wait_next_state.s_fmem_erase_sector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \UART_Link1|state~39 (
// Equation(s):
// \UART_Link1|state~39_combout  = (\UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q  & \UART_Link1|state.s_fmem_control_wait~q )

	.dataa(gnd),
	.datab(\UART_Link1|fmem_wait_next_state.s_fmem_erase_sector~q ),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~39 .lut_mask = 16'hCC00;
defparam \UART_Link1|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \UART_Link1|state.s_fmem_erase_sector (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_erase_sector~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_erase_sector .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_erase_sector .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[1]~6 (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[1]~6_combout  = !\UART_Link1|state.s_fmem_erase_sector~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[1]~6 .lut_mask = 16'h0F0F;
defparam \UART_Link1|iob_fmem_instruction[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[0]~4 (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[0]~4_combout  = (\uart_link_enable~q  & ((\UART_Link1|fmem_returned~q ) # ((!\UART_Link1|state.s_fmem_write_page~q  & !\UART_Link1|state.s_fmem_erase_sector~q ))))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[0]~4 .lut_mask = 16'hF100;
defparam \UART_Link1|iob_fmem_instruction[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \UART_Link1|iob_fmem_instruction[0]~5 (
// Equation(s):
// \UART_Link1|iob_fmem_instruction[0]~5_combout  = (\UART_Link1|iob_fmem_instruction[0]~4_combout  & (((\UART_Link1|state.s_fmem_erase_sector~q ) # (\UART_Link1|state.s_fmem_write_page~q )) # (!\UART_Link1|iob_fmem_enable~0_combout )))

	.dataa(\UART_Link1|iob_fmem_enable~0_combout ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|state.s_fmem_write_page~q ),
	.datad(\UART_Link1|iob_fmem_instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_instruction[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[0]~5 .lut_mask = 16'hFD00;
defparam \UART_Link1|iob_fmem_instruction[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \UART_Link1|iob_fmem_instruction[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_instruction[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_instruction[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[1] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~3 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~3_combout  = (!\FLASHMEM_Controller1|trans_state.s_trans_null~q  & \UART_Link1|iob_fmem_instruction [1])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_instruction [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~3 .lut_mask = 16'h3300;
defparam \FLASHMEM_Controller1|flash_opcode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \UART_Link1|iob_fmem_instruction[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|state.s_fmem_erase_sector~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_instruction[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[5] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~0 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~0_combout  = (\UART_Link1|iob_fmem_instruction [5] & !\FLASHMEM_Controller1|trans_state.s_trans_null~q )

	.dataa(\UART_Link1|iob_fmem_instruction [5]),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~0 .lut_mask = 16'h0A0A;
defparam \FLASHMEM_Controller1|flash_opcode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \FLASHMEM_Controller1|flash_opcode[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_opcode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \UART_Link1|iob_fmem_instruction[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|state.s_fmem_write_enable~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_instruction[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[2] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~4 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~4_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_null~q ) # (\UART_Link1|iob_fmem_instruction [2])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\UART_Link1|iob_fmem_instruction [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~4 .lut_mask = 16'hFCFC;
defparam \FLASHMEM_Controller1|flash_opcode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \FLASHMEM_Controller1|flash_opcode[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_opcode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|state~12 (
// Equation(s):
// \FLASHMEM_Controller1|state~12_combout  = (\FLASHMEM_Controller1|flash_opcode [0]) # ((\FLASHMEM_Controller1|flash_opcode [2]) # (\FLASHMEM_Controller1|flash_opcode [1] $ (!\FLASHMEM_Controller1|flash_opcode [5])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state~12 .lut_mask = 16'hFFF9;
defparam \FLASHMEM_Controller1|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \FLASH_DO~input (
	.i(FLASH_DO),
	.ibar(gnd),
	.o(\FLASH_DO~input_o ));
// synopsys translate_off
defparam \FLASH_DO~input .bus_hold = "false";
defparam \FLASH_DO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector46~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector46~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|trans_state.s_trans_data~q  & (\FLASHMEM_Controller1|shift_reg_idx [2] & \FLASHMEM_Controller1|shift_reg_idx [1])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector46~0 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal5~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal5~0_combout  = (!\FLASHMEM_Controller1|flash_opcode [1] & (!\FLASHMEM_Controller1|flash_opcode [5] & (\FLASHMEM_Controller1|flash_opcode [0] & \FLASHMEM_Controller1|flash_opcode [2])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal5~0 .lut_mask = 16'h1000;
defparam \FLASHMEM_Controller1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector46~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector46~1_combout  = (\FLASHMEM_Controller1|Equal5~0_combout  & ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & ((\FLASHMEM_Controller1|busy_wait~q ))) # (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & 
// (\FLASHMEM_Controller1|Selector46~0_combout ))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datab(\FLASHMEM_Controller1|Selector46~0_combout ),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(\FLASHMEM_Controller1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector46~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector46~1 .lut_mask = 16'hE400;
defparam \FLASHMEM_Controller1|Selector46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector46~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector46~2_combout  = (\FLASHMEM_Controller1|Selector46~1_combout  & (\FLASH_DO~input_o  & ((!\FLASHMEM_Controller1|trans_state.s_trans_finish~q )))) # (!\FLASHMEM_Controller1|Selector46~1_combout  & 
// (((\FLASHMEM_Controller1|flash_status [0]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|Selector46~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_status [0]),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector46~2 .lut_mask = 16'h30B8;
defparam \FLASHMEM_Controller1|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \FLASHMEM_Controller1|flash_status[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_status[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|state~14 (
// Equation(s):
// \FLASHMEM_Controller1|state~14_combout  = (\FLASHMEM_Controller1|busy_wait~q  & (((\FLASHMEM_Controller1|flash_status [0] & \FLASHMEM_Controller1|Equal5~0_combout )))) # (!\FLASHMEM_Controller1|busy_wait~q  & (!\FLASHMEM_Controller1|state~12_combout ))

	.dataa(\FLASHMEM_Controller1|busy_wait~q ),
	.datab(\FLASHMEM_Controller1|state~12_combout ),
	.datac(\FLASHMEM_Controller1|flash_status [0]),
	.datad(\FLASHMEM_Controller1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state~14 .lut_mask = 16'hB111;
defparam \FLASHMEM_Controller1|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|busy_wait~0 (
// Equation(s):
// \FLASHMEM_Controller1|busy_wait~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & ((\FLASHMEM_Controller1|state.s_control~q  & (\FLASHMEM_Controller1|state~14_combout )) # (!\FLASHMEM_Controller1|state.s_control~q  & 
// ((\FLASHMEM_Controller1|busy_wait~q ))))) # (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (((\FLASHMEM_Controller1|busy_wait~q ))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datab(\FLASHMEM_Controller1|state~14_combout ),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|busy_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|busy_wait~0 .lut_mask = 16'hD8F0;
defparam \FLASHMEM_Controller1|busy_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \FLASHMEM_Controller1|busy_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|busy_wait~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|busy_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|busy_wait .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|busy_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode[0]~1 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode[0]~1_combout  = (\FLASHMEM_Controller1|state.s_control~q  & !\FLASHMEM_Controller1|busy_wait~q )

	.dataa(\FLASHMEM_Controller1|state.s_control~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[0]~1 .lut_mask = 16'h0A0A;
defparam \FLASHMEM_Controller1|flash_opcode[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode[0]~2 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode[0]~2_combout  = (\FLASHMEM_Controller1|flash_opcode[0]~1_combout  & (((\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & !\FLASHMEM_Controller1|state~12_combout )) # (!\FLASHMEM_Controller1|trans_state.s_trans_null~q 
// )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datab(\FLASHMEM_Controller1|state~12_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(\FLASHMEM_Controller1|flash_opcode[0]~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[0]~2 .lut_mask = 16'h2F00;
defparam \FLASHMEM_Controller1|flash_opcode[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \FLASHMEM_Controller1|flash_opcode[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_opcode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal7~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal7~0_combout  = (!\FLASHMEM_Controller1|flash_opcode [1] & (\FLASHMEM_Controller1|flash_opcode [5] & (!\FLASHMEM_Controller1|flash_opcode [0] & !\FLASHMEM_Controller1|flash_opcode [2])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal7~0 .lut_mask = 16'h0004;
defparam \FLASHMEM_Controller1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal1~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal1~0_combout  = (\FLASHMEM_Controller1|flash_opcode [1] & (!\FLASHMEM_Controller1|flash_opcode [5] & (!\FLASHMEM_Controller1|flash_opcode [0] & \FLASHMEM_Controller1|flash_opcode [2])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal1~0 .lut_mask = 16'h0200;
defparam \FLASHMEM_Controller1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[31]~43 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[31]~43_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (!\FLASHMEM_Controller1|Equal7~0_combout )) # (!\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (((!\FLASHMEM_Controller1|Equal1~0_combout ) # 
// (!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|Equal7~0_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[31]~43_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~43 .lut_mask = 16'h2777;
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[31]~44 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[31]~44_combout  = (\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout  & (!\FLASHMEM_Controller1|Selector5~0_combout  & ((\FLASHMEM_Controller1|shift_reg_idx[31]~43_combout ) # 
// (\FLASHMEM_Controller1|shift_reg_idx[15]~41_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx[31]~43_combout ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx[15]~41_combout ),
	.datad(\FLASHMEM_Controller1|Selector5~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~44 .lut_mask = 16'h00A8;
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \FLASHMEM_Controller1|shift_reg_idx[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[4]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[4] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[5]~47 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[5]~47_combout  = (\FLASHMEM_Controller1|shift_reg_idx [5] & (!\FLASHMEM_Controller1|shift_reg_idx[4]~46 )) # (!\FLASHMEM_Controller1|shift_reg_idx [5] & ((\FLASHMEM_Controller1|shift_reg_idx[4]~46 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[5]~48  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[4]~46 ) # (!\FLASHMEM_Controller1|shift_reg_idx [5]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[4]~46 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[5]~47_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[5]~48 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[5]~47 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[5]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \FLASHMEM_Controller1|shift_reg_idx[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[5]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[6]~49 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[6]~49_combout  = (\FLASHMEM_Controller1|shift_reg_idx [6] & (\FLASHMEM_Controller1|shift_reg_idx[5]~48  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [6] & (!\FLASHMEM_Controller1|shift_reg_idx[5]~48  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[6]~50  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [6] & !\FLASHMEM_Controller1|shift_reg_idx[5]~48 ))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[5]~48 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[6]~49_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[6]~50 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[6]~49 .lut_mask = 16'hA50A;
defparam \FLASHMEM_Controller1|shift_reg_idx[6]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \FLASHMEM_Controller1|shift_reg_idx[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[6] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[7]~51 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[7]~51_combout  = (\FLASHMEM_Controller1|shift_reg_idx [7] & (!\FLASHMEM_Controller1|shift_reg_idx[6]~50 )) # (!\FLASHMEM_Controller1|shift_reg_idx [7] & ((\FLASHMEM_Controller1|shift_reg_idx[6]~50 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[7]~52  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[6]~50 ) # (!\FLASHMEM_Controller1|shift_reg_idx [7]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[6]~50 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[7]~51_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[7]~52 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[7]~51 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[7]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \FLASHMEM_Controller1|shift_reg_idx[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[7]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[7] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[8]~53 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[8]~53_combout  = (\FLASHMEM_Controller1|shift_reg_idx [8] & (\FLASHMEM_Controller1|shift_reg_idx[7]~52  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [8] & (!\FLASHMEM_Controller1|shift_reg_idx[7]~52  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[8]~54  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [8] & !\FLASHMEM_Controller1|shift_reg_idx[7]~52 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[7]~52 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[8]~53_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[8]~54 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[8]~53 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[8]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \FLASHMEM_Controller1|shift_reg_idx[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[8]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[8] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[9]~55 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[9]~55_combout  = (\FLASHMEM_Controller1|shift_reg_idx [9] & (!\FLASHMEM_Controller1|shift_reg_idx[8]~54 )) # (!\FLASHMEM_Controller1|shift_reg_idx [9] & ((\FLASHMEM_Controller1|shift_reg_idx[8]~54 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[9]~56  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[8]~54 ) # (!\FLASHMEM_Controller1|shift_reg_idx [9]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[8]~54 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[9]~55_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[9]~56 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[9]~55 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[9]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \FLASHMEM_Controller1|shift_reg_idx[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[9]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[9] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[10]~57 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[10]~57_combout  = (\FLASHMEM_Controller1|shift_reg_idx [10] & (\FLASHMEM_Controller1|shift_reg_idx[9]~56  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [10] & (!\FLASHMEM_Controller1|shift_reg_idx[9]~56  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[10]~58  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [10] & !\FLASHMEM_Controller1|shift_reg_idx[9]~56 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[9]~56 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[10]~57_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[10]~58 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[10]~57 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[10]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \FLASHMEM_Controller1|shift_reg_idx[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[10]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[10] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~8 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~8_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [7] & (!\FLASHMEM_Controller1|shift_reg_idx [6] & (!\FLASHMEM_Controller1|shift_reg_idx [5] & !\FLASHMEM_Controller1|shift_reg_idx [8])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~8 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~9 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~9_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [9] & (!\FLASHMEM_Controller1|shift_reg_idx [10] & \FLASHMEM_Controller1|main_proc~8_combout ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.datad(\FLASHMEM_Controller1|main_proc~8_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~9_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~9 .lut_mask = 16'h0300;
defparam \FLASHMEM_Controller1|main_proc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[11]~59 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[11]~59_combout  = (\FLASHMEM_Controller1|shift_reg_idx [11] & (!\FLASHMEM_Controller1|shift_reg_idx[10]~58 )) # (!\FLASHMEM_Controller1|shift_reg_idx [11] & ((\FLASHMEM_Controller1|shift_reg_idx[10]~58 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[11]~60  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[10]~58 ) # (!\FLASHMEM_Controller1|shift_reg_idx [11]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[10]~58 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[11]~59_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[11]~60 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[11]~59 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[11]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \FLASHMEM_Controller1|shift_reg_idx[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[11]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[11] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[12]~61 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[12]~61_combout  = (\FLASHMEM_Controller1|shift_reg_idx [12] & (\FLASHMEM_Controller1|shift_reg_idx[11]~60  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [12] & (!\FLASHMEM_Controller1|shift_reg_idx[11]~60  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[12]~62  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [12] & !\FLASHMEM_Controller1|shift_reg_idx[11]~60 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[11]~60 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[12]~61_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[12]~62 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[12]~61 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[12]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \FLASHMEM_Controller1|shift_reg_idx[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[12]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[12] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[13]~63 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[13]~63_combout  = (\FLASHMEM_Controller1|shift_reg_idx [13] & (!\FLASHMEM_Controller1|shift_reg_idx[12]~62 )) # (!\FLASHMEM_Controller1|shift_reg_idx [13] & ((\FLASHMEM_Controller1|shift_reg_idx[12]~62 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[13]~64  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[12]~62 ) # (!\FLASHMEM_Controller1|shift_reg_idx [13]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[12]~62 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[13]~63_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[13]~64 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[13]~63 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[13]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \FLASHMEM_Controller1|shift_reg_idx[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[13]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[13] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[14]~65 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[14]~65_combout  = (\FLASHMEM_Controller1|shift_reg_idx [14] & (\FLASHMEM_Controller1|shift_reg_idx[13]~64  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [14] & (!\FLASHMEM_Controller1|shift_reg_idx[13]~64  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[14]~66  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [14] & !\FLASHMEM_Controller1|shift_reg_idx[13]~64 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[13]~64 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[14]~65_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[14]~66 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[14]~65 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[14]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \FLASHMEM_Controller1|shift_reg_idx[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[14]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[14] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[15]~67 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[15]~67_combout  = (\FLASHMEM_Controller1|shift_reg_idx [15] & (!\FLASHMEM_Controller1|shift_reg_idx[14]~66 )) # (!\FLASHMEM_Controller1|shift_reg_idx [15] & ((\FLASHMEM_Controller1|shift_reg_idx[14]~66 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[15]~68  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[14]~66 ) # (!\FLASHMEM_Controller1|shift_reg_idx [15]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[14]~66 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[15]~67_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[15]~68 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~67 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \FLASHMEM_Controller1|shift_reg_idx[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[15]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[15] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[16]~69 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[16]~69_combout  = (\FLASHMEM_Controller1|shift_reg_idx [16] & (\FLASHMEM_Controller1|shift_reg_idx[15]~68  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [16] & (!\FLASHMEM_Controller1|shift_reg_idx[15]~68  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[16]~70  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [16] & !\FLASHMEM_Controller1|shift_reg_idx[15]~68 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[15]~68 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[16]~69_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[16]~70 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[16]~69 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \FLASHMEM_Controller1|shift_reg_idx[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[16]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[16] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[17]~71 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[17]~71_combout  = (\FLASHMEM_Controller1|shift_reg_idx [17] & (!\FLASHMEM_Controller1|shift_reg_idx[16]~70 )) # (!\FLASHMEM_Controller1|shift_reg_idx [17] & ((\FLASHMEM_Controller1|shift_reg_idx[16]~70 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[17]~72  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[16]~70 ) # (!\FLASHMEM_Controller1|shift_reg_idx [17]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[16]~70 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[17]~71_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[17]~72 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[17]~71 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N3
dffeas \FLASHMEM_Controller1|shift_reg_idx[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[17]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[17] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[18]~73 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[18]~73_combout  = (\FLASHMEM_Controller1|shift_reg_idx [18] & (\FLASHMEM_Controller1|shift_reg_idx[17]~72  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [18] & (!\FLASHMEM_Controller1|shift_reg_idx[17]~72  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[18]~74  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [18] & !\FLASHMEM_Controller1|shift_reg_idx[17]~72 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[17]~72 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[18]~73_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[18]~74 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[18]~73 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \FLASHMEM_Controller1|shift_reg_idx[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[18]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[18] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[19]~75 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[19]~75_combout  = (\FLASHMEM_Controller1|shift_reg_idx [19] & (!\FLASHMEM_Controller1|shift_reg_idx[18]~74 )) # (!\FLASHMEM_Controller1|shift_reg_idx [19] & ((\FLASHMEM_Controller1|shift_reg_idx[18]~74 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[19]~76  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[18]~74 ) # (!\FLASHMEM_Controller1|shift_reg_idx [19]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[18]~74 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[19]~75_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[19]~76 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[19]~75 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \FLASHMEM_Controller1|shift_reg_idx[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[19]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[19] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[20]~77 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[20]~77_combout  = (\FLASHMEM_Controller1|shift_reg_idx [20] & (\FLASHMEM_Controller1|shift_reg_idx[19]~76  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [20] & (!\FLASHMEM_Controller1|shift_reg_idx[19]~76  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[20]~78  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [20] & !\FLASHMEM_Controller1|shift_reg_idx[19]~76 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[19]~76 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[20]~77_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[20]~78 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[20]~77 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \FLASHMEM_Controller1|shift_reg_idx[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[20]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[20] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[21]~79 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[21]~79_combout  = (\FLASHMEM_Controller1|shift_reg_idx [21] & (!\FLASHMEM_Controller1|shift_reg_idx[20]~78 )) # (!\FLASHMEM_Controller1|shift_reg_idx [21] & ((\FLASHMEM_Controller1|shift_reg_idx[20]~78 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[21]~80  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[20]~78 ) # (!\FLASHMEM_Controller1|shift_reg_idx [21]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[20]~78 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[21]~79_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[21]~80 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[21]~79 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \FLASHMEM_Controller1|shift_reg_idx[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[21]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[21] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[22]~81 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[22]~81_combout  = (\FLASHMEM_Controller1|shift_reg_idx [22] & (\FLASHMEM_Controller1|shift_reg_idx[21]~80  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [22] & (!\FLASHMEM_Controller1|shift_reg_idx[21]~80  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[22]~82  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [22] & !\FLASHMEM_Controller1|shift_reg_idx[21]~80 ))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[21]~80 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[22]~81_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[22]~82 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[22]~81 .lut_mask = 16'hA50A;
defparam \FLASHMEM_Controller1|shift_reg_idx[22]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \FLASHMEM_Controller1|shift_reg_idx[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[22]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[22] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[23]~83 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[23]~83_combout  = (\FLASHMEM_Controller1|shift_reg_idx [23] & (!\FLASHMEM_Controller1|shift_reg_idx[22]~82 )) # (!\FLASHMEM_Controller1|shift_reg_idx [23] & ((\FLASHMEM_Controller1|shift_reg_idx[22]~82 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[23]~84  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[22]~82 ) # (!\FLASHMEM_Controller1|shift_reg_idx [23]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[22]~82 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[23]~83_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[23]~84 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~83 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[23]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \FLASHMEM_Controller1|shift_reg_idx[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[23]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[23] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[24]~85 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[24]~85_combout  = (\FLASHMEM_Controller1|shift_reg_idx [24] & (\FLASHMEM_Controller1|shift_reg_idx[23]~84  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [24] & (!\FLASHMEM_Controller1|shift_reg_idx[23]~84  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[24]~86  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [24] & !\FLASHMEM_Controller1|shift_reg_idx[23]~84 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[23]~84 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[24]~85_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[24]~86 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[24]~85 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[24]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \FLASHMEM_Controller1|shift_reg_idx[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[24]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[24] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[25]~87 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[25]~87_combout  = (\FLASHMEM_Controller1|shift_reg_idx [25] & (!\FLASHMEM_Controller1|shift_reg_idx[24]~86 )) # (!\FLASHMEM_Controller1|shift_reg_idx [25] & ((\FLASHMEM_Controller1|shift_reg_idx[24]~86 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[25]~88  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[24]~86 ) # (!\FLASHMEM_Controller1|shift_reg_idx [25]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[24]~86 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[25]~87_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[25]~88 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[25]~87 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[25]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \FLASHMEM_Controller1|shift_reg_idx[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[25]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[25] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[26]~89 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[26]~89_combout  = (\FLASHMEM_Controller1|shift_reg_idx [26] & (\FLASHMEM_Controller1|shift_reg_idx[25]~88  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [26] & (!\FLASHMEM_Controller1|shift_reg_idx[25]~88  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[26]~90  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [26] & !\FLASHMEM_Controller1|shift_reg_idx[25]~88 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[25]~88 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[26]~89_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[26]~90 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[26]~89 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[26]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \FLASHMEM_Controller1|shift_reg_idx[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[26]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[26] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[27]~91 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[27]~91_combout  = (\FLASHMEM_Controller1|shift_reg_idx [27] & (!\FLASHMEM_Controller1|shift_reg_idx[26]~90 )) # (!\FLASHMEM_Controller1|shift_reg_idx [27] & ((\FLASHMEM_Controller1|shift_reg_idx[26]~90 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[27]~92  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[26]~90 ) # (!\FLASHMEM_Controller1|shift_reg_idx [27]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[26]~90 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[27]~91_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[27]~92 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[27]~91 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[27]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \FLASHMEM_Controller1|shift_reg_idx[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[27]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[27] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~5 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~5_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [27] & (!\FLASHMEM_Controller1|shift_reg_idx [26] & (!\FLASHMEM_Controller1|shift_reg_idx [24] & !\FLASHMEM_Controller1|shift_reg_idx [25])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [27]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [26]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [24]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [25]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~5 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~3 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~3_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [21] & (!\FLASHMEM_Controller1|shift_reg_idx [22] & (!\FLASHMEM_Controller1|shift_reg_idx [23] & !\FLASHMEM_Controller1|shift_reg_idx [20])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [21]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [22]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [23]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [20]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~3 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~2 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~2_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [16] & (!\FLASHMEM_Controller1|shift_reg_idx [19] & (!\FLASHMEM_Controller1|shift_reg_idx [18] & !\FLASHMEM_Controller1|shift_reg_idx [17])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [16]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [19]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [18]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [17]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~2 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~0 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~0_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [11] & (\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx [0] & \FLASHMEM_Controller1|shift_reg_idx [1])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [11]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~0 .lut_mask = 16'h4000;
defparam \FLASHMEM_Controller1|main_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~1 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~1_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [14] & (!\FLASHMEM_Controller1|shift_reg_idx [15] & (!\FLASHMEM_Controller1|shift_reg_idx [13] & !\FLASHMEM_Controller1|shift_reg_idx [12])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [14]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [15]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [13]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [12]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~1 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~4 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~4_combout  = (\FLASHMEM_Controller1|main_proc~3_combout  & (\FLASHMEM_Controller1|main_proc~2_combout  & (\FLASHMEM_Controller1|main_proc~0_combout  & \FLASHMEM_Controller1|main_proc~1_combout )))

	.dataa(\FLASHMEM_Controller1|main_proc~3_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~2_combout ),
	.datac(\FLASHMEM_Controller1|main_proc~0_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~4 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|main_proc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[28]~93 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[28]~93_combout  = (\FLASHMEM_Controller1|shift_reg_idx [28] & (\FLASHMEM_Controller1|shift_reg_idx[27]~92  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [28] & (!\FLASHMEM_Controller1|shift_reg_idx[27]~92  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[28]~94  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [28] & !\FLASHMEM_Controller1|shift_reg_idx[27]~92 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[27]~92 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[28]~93_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[28]~94 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[28]~93 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[28]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \FLASHMEM_Controller1|shift_reg_idx[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[28]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[28] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[29]~95 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[29]~95_combout  = (\FLASHMEM_Controller1|shift_reg_idx [29] & (!\FLASHMEM_Controller1|shift_reg_idx[28]~94 )) # (!\FLASHMEM_Controller1|shift_reg_idx [29] & ((\FLASHMEM_Controller1|shift_reg_idx[28]~94 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[29]~96  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[28]~94 ) # (!\FLASHMEM_Controller1|shift_reg_idx [29]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[28]~94 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[29]~95_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[29]~96 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[29]~95 .lut_mask = 16'h5A5F;
defparam \FLASHMEM_Controller1|shift_reg_idx[29]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \FLASHMEM_Controller1|shift_reg_idx[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[29]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[29] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[30]~97 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[30]~97_combout  = (\FLASHMEM_Controller1|shift_reg_idx [30] & (\FLASHMEM_Controller1|shift_reg_idx[29]~96  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [30] & (!\FLASHMEM_Controller1|shift_reg_idx[29]~96  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[30]~98  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [30] & !\FLASHMEM_Controller1|shift_reg_idx[29]~96 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[29]~96 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[30]~97_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[30]~98 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[30]~97 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[30]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \FLASHMEM_Controller1|shift_reg_idx[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[30]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[30] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[31]~99 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[31]~99_combout  = \FLASHMEM_Controller1|shift_reg_idx [31] $ (\FLASHMEM_Controller1|shift_reg_idx[30]~98 )

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[30]~98 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~99 .lut_mask = 16'h5A5A;
defparam \FLASHMEM_Controller1|shift_reg_idx[31]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \FLASHMEM_Controller1|shift_reg_idx[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[31]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[31] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~6 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~6_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [28] & (!\FLASHMEM_Controller1|shift_reg_idx [30] & (!\FLASHMEM_Controller1|shift_reg_idx [29] & !\FLASHMEM_Controller1|shift_reg_idx [31])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [28]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [30]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [29]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [31]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~6 .lut_mask = 16'h0001;
defparam \FLASHMEM_Controller1|main_proc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~7 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~7_combout  = (\FLASHMEM_Controller1|main_proc~5_combout  & (\FLASHMEM_Controller1|main_proc~4_combout  & \FLASHMEM_Controller1|main_proc~6_combout ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|main_proc~5_combout ),
	.datac(\FLASHMEM_Controller1|main_proc~4_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~7 .lut_mask = 16'hC000;
defparam \FLASHMEM_Controller1|main_proc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal2~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal2~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [3]) # (((!\FLASHMEM_Controller1|main_proc~7_combout ) # (!\FLASHMEM_Controller1|main_proc~9_combout )) # (!\FLASHMEM_Controller1|shift_reg_idx [4]))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(\FLASHMEM_Controller1|main_proc~9_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~7_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal2~0 .lut_mask = 16'hBFFF;
defparam \FLASHMEM_Controller1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[15]~41 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[15]~41_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & ((\FLASHMEM_Controller1|Equal2~0_combout ))) # (!\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (\FLASHMEM_Controller1|Equal0~0_combout ))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|Equal0~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~41 .lut_mask = 16'hFA50;
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[15]~42 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[15]~42_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_finish~q ) # ((!\FLASHMEM_Controller1|shift_reg_idx[15]~41_combout  & ((\FLASHMEM_Controller1|trans_state.s_trans_addr~q ) # 
// (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx[15]~41_combout ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~42 .lut_mask = 16'hFF0E;
defparam \FLASHMEM_Controller1|shift_reg_idx[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \FLASHMEM_Controller1|shift_reg_idx[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[1]~35 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[1]~35_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (!\FLASHMEM_Controller1|shift_reg_idx[0]~34 )) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx[0]~34 ) # (GND)))
// \FLASHMEM_Controller1|shift_reg_idx[1]~36  = CARRY((!\FLASHMEM_Controller1|shift_reg_idx[0]~34 ) # (!\FLASHMEM_Controller1|shift_reg_idx [1]))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[0]~34 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[1]~35_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[1]~36 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[1]~35 .lut_mask = 16'h3C3F;
defparam \FLASHMEM_Controller1|shift_reg_idx[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \FLASHMEM_Controller1|shift_reg_idx[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|shift_reg_idx[2]~37 (
// Equation(s):
// \FLASHMEM_Controller1|shift_reg_idx[2]~37_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx[1]~36  $ (GND))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & (!\FLASHMEM_Controller1|shift_reg_idx[1]~36  & VCC))
// \FLASHMEM_Controller1|shift_reg_idx[2]~38  = CARRY((\FLASHMEM_Controller1|shift_reg_idx [2] & !\FLASHMEM_Controller1|shift_reg_idx[1]~36 ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FLASHMEM_Controller1|shift_reg_idx[1]~36 ),
	.combout(\FLASHMEM_Controller1|shift_reg_idx[2]~37_combout ),
	.cout(\FLASHMEM_Controller1|shift_reg_idx[2]~38 ));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[2]~37 .lut_mask = 16'hC30C;
defparam \FLASHMEM_Controller1|shift_reg_idx[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \FLASHMEM_Controller1|shift_reg_idx[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \FLASHMEM_Controller1|shift_reg_idx[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|shift_reg_idx[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FLASHMEM_Controller1|shift_reg_idx[15]~42_combout ),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[31]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|shift_reg_idx[3] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|shift_reg_idx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal0~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal0~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [3]) # ((\FLASHMEM_Controller1|shift_reg_idx [4]) # ((!\FLASHMEM_Controller1|main_proc~7_combout ) # (!\FLASHMEM_Controller1|main_proc~9_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(\FLASHMEM_Controller1|main_proc~9_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~7_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal0~0 .lut_mask = 16'hEFFF;
defparam \FLASHMEM_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state~12 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state~12_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & (\FLASHMEM_Controller1|Equal0~0_combout )) # (!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & (((\FLASHMEM_Controller1|Equal2~0_combout ) # 
// (\FLASHMEM_Controller1|trans_state.s_trans_data~q ))))

	.dataa(\FLASHMEM_Controller1|Equal0~0_combout ),
	.datab(\FLASHMEM_Controller1|Equal2~0_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state~12 .lut_mask = 16'hAFAC;
defparam \FLASHMEM_Controller1|trans_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~8 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~8_combout  = (\FLASHMEM_Controller1|shift_reg_idx [7] & (\FLASHMEM_Controller1|shift_reg_idx [6] & (\FLASHMEM_Controller1|shift_reg_idx [5] & \FLASHMEM_Controller1|shift_reg_idx [8])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [7]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [6]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [5]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [8]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~8 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Selector63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal6~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal6~0_combout  = (\FLASHMEM_Controller1|flash_opcode [1] & (!\FLASHMEM_Controller1|flash_opcode [5] & (!\FLASHMEM_Controller1|flash_opcode [0] & !\FLASHMEM_Controller1|flash_opcode [2])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal6~0 .lut_mask = 16'h0002;
defparam \FLASHMEM_Controller1|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~9 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~9_combout  = (\FLASHMEM_Controller1|Selector63~8_combout  & (\FLASHMEM_Controller1|shift_reg_idx [9] & (\FLASHMEM_Controller1|shift_reg_idx [10] & \FLASHMEM_Controller1|Equal6~0_combout )))

	.dataa(\FLASHMEM_Controller1|Selector63~8_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [9]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [10]),
	.datad(\FLASHMEM_Controller1|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~9_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~9 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Selector63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal9~0 (
// Equation(s):
// \FLASHMEM_Controller1|Equal9~0_combout  = (\FLASHMEM_Controller1|flash_opcode [1] & (!\FLASHMEM_Controller1|flash_opcode [5] & (\FLASHMEM_Controller1|flash_opcode [0] & !\FLASHMEM_Controller1|flash_opcode [2])))

	.dataa(\FLASHMEM_Controller1|flash_opcode [1]),
	.datab(\FLASHMEM_Controller1|flash_opcode [5]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal9~0 .lut_mask = 16'h0020;
defparam \FLASHMEM_Controller1|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~10 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~10_combout  = (\FLASHMEM_Controller1|main_proc~7_combout  & ((\FLASHMEM_Controller1|Selector63~9_combout ) # ((\FLASHMEM_Controller1|main_proc~9_combout  & \FLASHMEM_Controller1|Equal9~0_combout ))))

	.dataa(\FLASHMEM_Controller1|main_proc~9_combout ),
	.datab(\FLASHMEM_Controller1|Selector63~9_combout ),
	.datac(\FLASHMEM_Controller1|Equal9~0_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~7_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~10_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~10 .lut_mask = 16'hEC00;
defparam \FLASHMEM_Controller1|main_proc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[6]~0 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[6]~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [4] & \FLASHMEM_Controller1|shift_reg_idx [3])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[6]~0 .lut_mask = 16'hCC00;
defparam \FLASHMEM_Controller1|flash_readbuff[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|main_proc~11 (
// Equation(s):
// \FLASHMEM_Controller1|main_proc~11_combout  = (\FLASHMEM_Controller1|Equal5~0_combout  & (((\FLASHMEM_Controller1|main_proc~10_combout  & \FLASHMEM_Controller1|flash_readbuff[6]~0_combout )) # (!\FLASHMEM_Controller1|Equal0~0_combout ))) # 
// (!\FLASHMEM_Controller1|Equal5~0_combout  & (\FLASHMEM_Controller1|main_proc~10_combout  & (\FLASHMEM_Controller1|flash_readbuff[6]~0_combout )))

	.dataa(\FLASHMEM_Controller1|Equal5~0_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~10_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|main_proc~11_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|main_proc~11 .lut_mask = 16'hC0EA;
defparam \FLASHMEM_Controller1|main_proc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state~13 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state~13_combout  = (\FLASHMEM_Controller1|trans_state~12_combout  & (((\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ) # (!\FLASHMEM_Controller1|main_proc~11_combout )) # (!\FLASHMEM_Controller1|trans_state.s_trans_data~q 
// )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datab(\FLASHMEM_Controller1|trans_state~12_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datad(\FLASHMEM_Controller1|main_proc~11_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state~13 .lut_mask = 16'hC4CC;
defparam \FLASHMEM_Controller1|trans_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|trans_state~14 (
// Equation(s):
// \FLASHMEM_Controller1|trans_state~14_combout  = (\FLASHMEM_Controller1|state.s_control~q  & ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q ) # ((!\FLASHMEM_Controller1|trans_state~13_combout ) # (!\FLASHMEM_Controller1|trans_state.s_trans_null~q 
// ))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\FLASHMEM_Controller1|trans_state~13_combout ),
	.datad(\FLASHMEM_Controller1|state.s_control~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|trans_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state~14 .lut_mask = 16'hBF00;
defparam \FLASHMEM_Controller1|trans_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \FLASHMEM_Controller1|trans_state.s_trans_null (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|trans_state.s_trans_null~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|trans_state~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_null .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_null .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \UART_Link1|iob_fmem_instruction[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|state.s_fmem_read_page~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_instruction[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_instruction[0] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_opcode~5 (
// Equation(s):
// \FLASHMEM_Controller1|flash_opcode~5_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_null~q ) # (\UART_Link1|iob_fmem_instruction [0])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\UART_Link1|iob_fmem_instruction [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_opcode~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode~5 .lut_mask = 16'hFCFC;
defparam \FLASHMEM_Controller1|flash_opcode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \FLASHMEM_Controller1|flash_opcode[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_opcode~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_opcode[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_opcode[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector2~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector2~1_combout  = ((\FLASHMEM_Controller1|flash_opcode [5]) # (\FLASHMEM_Controller1|flash_opcode [0] $ (!\FLASHMEM_Controller1|flash_opcode [1]))) # (!\FLASHMEM_Controller1|flash_opcode [2])

	.dataa(\FLASHMEM_Controller1|flash_opcode [0]),
	.datab(\FLASHMEM_Controller1|flash_opcode [2]),
	.datac(\FLASHMEM_Controller1|flash_opcode [1]),
	.datad(\FLASHMEM_Controller1|flash_opcode [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector2~1 .lut_mask = 16'hFFB7;
defparam \FLASHMEM_Controller1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal0~1 (
// Equation(s):
// \FLASHMEM_Controller1|Equal0~1_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [4] & !\FLASHMEM_Controller1|shift_reg_idx [3])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal0~1 .lut_mask = 16'h0033;
defparam \FLASHMEM_Controller1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector2~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector2~0_combout  = (\FLASHMEM_Controller1|main_proc~9_combout  & (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & (\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|main_proc~7_combout )))

	.dataa(\FLASHMEM_Controller1|main_proc~9_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datad(\FLASHMEM_Controller1|main_proc~7_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector2~0 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector2~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector2~2_combout  = (\FLASHMEM_Controller1|Selector2~1_combout  & ((\FLASHMEM_Controller1|Selector2~0_combout ) # ((\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & \FLASHMEM_Controller1|Equal2~0_combout )))) # 
// (!\FLASHMEM_Controller1|Selector2~1_combout  & (((\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & \FLASHMEM_Controller1|Equal2~0_combout ))))

	.dataa(\FLASHMEM_Controller1|Selector2~1_combout ),
	.datab(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datad(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector2~2 .lut_mask = 16'hF888;
defparam \FLASHMEM_Controller1|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \FLASHMEM_Controller1|trans_state.s_trans_addr (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|state.s_control~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_addr .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector3~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector3~0_combout  = (\FLASHMEM_Controller1|Equal5~0_combout  & ((\FLASHMEM_Controller1|Selector2~0_combout ) # ((!\FLASHMEM_Controller1|main_proc~11_combout  & \FLASHMEM_Controller1|trans_state.s_trans_data~q )))) # 
// (!\FLASHMEM_Controller1|Equal5~0_combout  & (!\FLASHMEM_Controller1|main_proc~11_combout  & ((\FLASHMEM_Controller1|trans_state.s_trans_data~q ))))

	.dataa(\FLASHMEM_Controller1|Equal5~0_combout ),
	.datab(\FLASHMEM_Controller1|main_proc~11_combout ),
	.datac(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector3~0 .lut_mask = 16'hB3A0;
defparam \FLASHMEM_Controller1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector3~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector3~1_combout  = (\FLASHMEM_Controller1|Selector3~0_combout ) # ((\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (!\FLASHMEM_Controller1|Equal7~0_combout  & !\FLASHMEM_Controller1|Equal2~0_combout )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|Equal7~0_combout ),
	.datac(\FLASHMEM_Controller1|Selector3~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector3~1 .lut_mask = 16'hF0F2;
defparam \FLASHMEM_Controller1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \FLASHMEM_Controller1|trans_state.s_trans_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|state.s_control~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_data .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector5~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector5~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_data~q  & \FLASHMEM_Controller1|main_proc~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datad(\FLASHMEM_Controller1|main_proc~11_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector5~0 .lut_mask = 16'hF000;
defparam \FLASHMEM_Controller1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector4~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector4~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & (\FLASHMEM_Controller1|Equal7~0_combout  & !\FLASHMEM_Controller1|Equal2~0_combout ))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|Equal7~0_combout ),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector4~0 .lut_mask = 16'h0088;
defparam \FLASHMEM_Controller1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector4~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector4~1_combout  = (\FLASHMEM_Controller1|Selector5~0_combout ) # ((\FLASHMEM_Controller1|Selector4~0_combout ) # ((\FLASHMEM_Controller1|Selector2~0_combout  & \FLASHMEM_Controller1|Equal1~0_combout )))

	.dataa(\FLASHMEM_Controller1|Selector5~0_combout ),
	.datab(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datac(\FLASHMEM_Controller1|Selector4~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector4~1 .lut_mask = 16'hFEFA;
defparam \FLASHMEM_Controller1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \FLASHMEM_Controller1|trans_state.s_trans_finish (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|state.s_control~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|trans_state.s_trans_finish .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|trans_state.s_trans_finish .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|state~13 (
// Equation(s):
// \FLASHMEM_Controller1|state~13_combout  = (\FLASHMEM_Controller1|busy_wait~q  & (((!\FLASHMEM_Controller1|Equal5~0_combout ) # (!\FLASHMEM_Controller1|flash_status [0])))) # (!\FLASHMEM_Controller1|busy_wait~q  & (\FLASHMEM_Controller1|state~12_combout ))

	.dataa(\FLASHMEM_Controller1|busy_wait~q ),
	.datab(\FLASHMEM_Controller1|state~12_combout ),
	.datac(\FLASHMEM_Controller1|flash_status [0]),
	.datad(\FLASHMEM_Controller1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state~13 .lut_mask = 16'h4EEE;
defparam \FLASHMEM_Controller1|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector53~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector53~1_combout  = (\FLASHMEM_Controller1|Selector53~0_combout ) # ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (\FLASHMEM_Controller1|state.s_control~q  & \FLASHMEM_Controller1|state~13_combout )))

	.dataa(\FLASHMEM_Controller1|Selector53~0_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|state.s_control~q ),
	.datad(\FLASHMEM_Controller1|state~13_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector53~1 .lut_mask = 16'hEAAA;
defparam \FLASHMEM_Controller1|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \FLASHMEM_Controller1|state.s_idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_idle .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector54~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector54~0_combout  = (\FLASHMEM_Controller1|ready~q  & ((\FLASHMEM_Controller1|state.s_control~q ) # (!\FLASHMEM_Controller1|state.s_idle~q )))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|state.s_control~q ),
	.datac(\FLASHMEM_Controller1|state.s_idle~q ),
	.datad(\FLASHMEM_Controller1|ready~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector54~0 .lut_mask = 16'hCF00;
defparam \FLASHMEM_Controller1|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector54~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector54~1_combout  = (\FLASHMEM_Controller1|Selector54~0_combout ) # ((\FLASHMEM_Controller1|state.s_control~q  & (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & \FLASHMEM_Controller1|state~13_combout )))

	.dataa(\FLASHMEM_Controller1|Selector54~0_combout ),
	.datab(\FLASHMEM_Controller1|state.s_control~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\FLASHMEM_Controller1|state~13_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector54~1 .lut_mask = 16'hEAAA;
defparam \FLASHMEM_Controller1|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \FLASHMEM_Controller1|ready (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|ready .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \UART_Link1|Selector77~0 (
// Equation(s):
// \UART_Link1|Selector77~0_combout  = (\UART_Link1|fmem_returned~q  & ((\UART_Link1|state.s_fmem_write_page~q ) # (\UART_Link1|state.s_fmem_erase_sector~q )))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector77~0 .lut_mask = 16'hE0E0;
defparam \UART_Link1|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \UART_Link1|Selector77~1 (
// Equation(s):
// \UART_Link1|Selector77~1_combout  = (\UART_Link1|Selector77~0_combout ) # (((!\FLASHMEM_Controller1|ready~q  & \UART_Link1|state.s_fmem_control_wait~q )) # (!\UART_Link1|iob_fmem_enable~0_combout ))

	.dataa(\FLASHMEM_Controller1|ready~q ),
	.datab(\UART_Link1|Selector77~0_combout ),
	.datac(\UART_Link1|state.s_fmem_control_wait~q ),
	.datad(\UART_Link1|iob_fmem_enable~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Selector77~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector77~1 .lut_mask = 16'hDCFF;
defparam \UART_Link1|Selector77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \UART_Link1|state.s_fmem_control_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector77~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_control_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_control_wait .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_control_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \UART_Link1|state~40 (
// Equation(s):
// \UART_Link1|state~40_combout  = (\UART_Link1|state.s_load_fmem~q  & (!\UART_Link1|state.s_fmem_control_wait~q  & ((\UART_Link1|Equal0~4_combout ) # (\UART_Link1|Equal0~9_combout ))))

	.dataa(\UART_Link1|Equal0~4_combout ),
	.datab(\UART_Link1|state.s_load_fmem~q ),
	.datac(\UART_Link1|Equal0~9_combout ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~40 .lut_mask = 16'h00C8;
defparam \UART_Link1|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \UART_Link1|state~43 (
// Equation(s):
// \UART_Link1|state~43_combout  = (\UART_Link1|load_mem_fsm~q  & \UART_Link1|state~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(\UART_Link1|state~40_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~43 .lut_mask = 16'hF000;
defparam \UART_Link1|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \UART_Link1|state.s_sdram_write (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_sdram_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_sdram_write .is_wysiwyg = "true";
defparam \UART_Link1|state.s_sdram_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \UART_Link1|Selector69~0 (
// Equation(s):
// \UART_Link1|Selector69~0_combout  = (\UART_Link1|state.s_sdram_write~q ) # ((\UART_Link1|state.s_sdram_write_wait~q  & ((!\DRAM_Controller1|ready_for_new~q ) # (!\UART_Link1|Equal7~10_combout ))))

	.dataa(\UART_Link1|Equal7~10_combout ),
	.datab(\UART_Link1|state.s_sdram_write_wait~q ),
	.datac(\UART_Link1|state.s_sdram_write~q ),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector69~0 .lut_mask = 16'hF4FC;
defparam \UART_Link1|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \UART_Link1|state.s_sdram_write_wait~feeder (
// Equation(s):
// \UART_Link1|state.s_sdram_write_wait~feeder_combout  = \UART_Link1|Selector69~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Selector69~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state.s_sdram_write_wait~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state.s_sdram_write_wait~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|state.s_sdram_write_wait~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \UART_Link1|state.s_sdram_write_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state.s_sdram_write_wait~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_sdram_write_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_sdram_write_wait .is_wysiwyg = "true";
defparam \UART_Link1|state.s_sdram_write_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr[0]~1 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr[0]~1_combout  = (\UART_Link1|state.s_sdram_write_wait~q  & (\uart_link_enable~q  & \DRAM_Controller1|ready_for_new~q ))

	.dataa(\UART_Link1|state.s_sdram_write_wait~q ),
	.datab(\uart_link_enable~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|ready_for_new~q ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[0]~1 .lut_mask = 16'h8800;
defparam \UART_Link1|sdram_write_wait_ctr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \UART_Link1|sdram_write_wait_ctr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[0] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \UART_Link1|Add7~2 (
// Equation(s):
// \UART_Link1|Add7~2_combout  = (\UART_Link1|sdram_write_wait_ctr [1] & (!\UART_Link1|Add7~1 )) # (!\UART_Link1|sdram_write_wait_ctr [1] & (\UART_Link1|Add7~1  & VCC))
// \UART_Link1|Add7~3  = CARRY((\UART_Link1|sdram_write_wait_ctr [1] & !\UART_Link1|Add7~1 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~1 ),
	.combout(\UART_Link1|Add7~2_combout ),
	.cout(\UART_Link1|Add7~3 ));
// synopsys translate_off
defparam \UART_Link1|Add7~2 .lut_mask = 16'h5A0A;
defparam \UART_Link1|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr[1]~33 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr[1]~33_combout  = !\UART_Link1|Add7~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Add7~2_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[1]~33 .lut_mask = 16'h00FF;
defparam \UART_Link1|sdram_write_wait_ctr[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \UART_Link1|sdram_write_wait_ctr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|sdram_write_wait_ctr[1]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[1] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \UART_Link1|Add7~4 (
// Equation(s):
// \UART_Link1|Add7~4_combout  = (\UART_Link1|sdram_write_wait_ctr [2] & ((GND) # (!\UART_Link1|Add7~3 ))) # (!\UART_Link1|sdram_write_wait_ctr [2] & (\UART_Link1|Add7~3  $ (GND)))
// \UART_Link1|Add7~5  = CARRY((\UART_Link1|sdram_write_wait_ctr [2]) # (!\UART_Link1|Add7~3 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~3 ),
	.combout(\UART_Link1|Add7~4_combout ),
	.cout(\UART_Link1|Add7~5 ));
// synopsys translate_off
defparam \UART_Link1|Add7~4 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~3 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~3_combout  = (\UART_Link1|Add7~4_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~4_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~3 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \UART_Link1|sdram_write_wait_ctr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|sdram_write_wait_ctr~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[2] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \UART_Link1|Add7~6 (
// Equation(s):
// \UART_Link1|Add7~6_combout  = (\UART_Link1|sdram_write_wait_ctr [3] & (\UART_Link1|Add7~5  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [3] & (!\UART_Link1|Add7~5 ))
// \UART_Link1|Add7~7  = CARRY((!\UART_Link1|sdram_write_wait_ctr [3] & !\UART_Link1|Add7~5 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~5 ),
	.combout(\UART_Link1|Add7~6_combout ),
	.cout(\UART_Link1|Add7~7 ));
// synopsys translate_off
defparam \UART_Link1|Add7~6 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~4 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~4_combout  = (\UART_Link1|Add7~6_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~6_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~4 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \UART_Link1|sdram_write_wait_ctr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[3] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \UART_Link1|Add7~8 (
// Equation(s):
// \UART_Link1|Add7~8_combout  = (\UART_Link1|sdram_write_wait_ctr [4] & ((GND) # (!\UART_Link1|Add7~7 ))) # (!\UART_Link1|sdram_write_wait_ctr [4] & (\UART_Link1|Add7~7  $ (GND)))
// \UART_Link1|Add7~9  = CARRY((\UART_Link1|sdram_write_wait_ctr [4]) # (!\UART_Link1|Add7~7 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~7 ),
	.combout(\UART_Link1|Add7~8_combout ),
	.cout(\UART_Link1|Add7~9 ));
// synopsys translate_off
defparam \UART_Link1|Add7~8 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~5 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~5_combout  = (\UART_Link1|Add7~8_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~5 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \UART_Link1|sdram_write_wait_ctr[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|sdram_write_wait_ctr~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[4] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \UART_Link1|Add7~10 (
// Equation(s):
// \UART_Link1|Add7~10_combout  = (\UART_Link1|sdram_write_wait_ctr [5] & (\UART_Link1|Add7~9  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [5] & (!\UART_Link1|Add7~9 ))
// \UART_Link1|Add7~11  = CARRY((!\UART_Link1|sdram_write_wait_ctr [5] & !\UART_Link1|Add7~9 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~9 ),
	.combout(\UART_Link1|Add7~10_combout ),
	.cout(\UART_Link1|Add7~11 ));
// synopsys translate_off
defparam \UART_Link1|Add7~10 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~6 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~6_combout  = (\UART_Link1|Add7~10_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~6 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \UART_Link1|sdram_write_wait_ctr[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[5] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \UART_Link1|Add7~12 (
// Equation(s):
// \UART_Link1|Add7~12_combout  = (\UART_Link1|sdram_write_wait_ctr [6] & ((GND) # (!\UART_Link1|Add7~11 ))) # (!\UART_Link1|sdram_write_wait_ctr [6] & (\UART_Link1|Add7~11  $ (GND)))
// \UART_Link1|Add7~13  = CARRY((\UART_Link1|sdram_write_wait_ctr [6]) # (!\UART_Link1|Add7~11 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~11 ),
	.combout(\UART_Link1|Add7~12_combout ),
	.cout(\UART_Link1|Add7~13 ));
// synopsys translate_off
defparam \UART_Link1|Add7~12 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~7 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~7_combout  = (\UART_Link1|Add7~12_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~12_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~7 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \UART_Link1|sdram_write_wait_ctr[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[6] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \UART_Link1|Add7~14 (
// Equation(s):
// \UART_Link1|Add7~14_combout  = (\UART_Link1|sdram_write_wait_ctr [7] & (\UART_Link1|Add7~13  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [7] & (!\UART_Link1|Add7~13 ))
// \UART_Link1|Add7~15  = CARRY((!\UART_Link1|sdram_write_wait_ctr [7] & !\UART_Link1|Add7~13 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~13 ),
	.combout(\UART_Link1|Add7~14_combout ),
	.cout(\UART_Link1|Add7~15 ));
// synopsys translate_off
defparam \UART_Link1|Add7~14 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~8 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~8_combout  = (\UART_Link1|Add7~14_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~14_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~8 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \UART_Link1|sdram_write_wait_ctr[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[7] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \UART_Link1|Add7~16 (
// Equation(s):
// \UART_Link1|Add7~16_combout  = (\UART_Link1|sdram_write_wait_ctr [8] & ((GND) # (!\UART_Link1|Add7~15 ))) # (!\UART_Link1|sdram_write_wait_ctr [8] & (\UART_Link1|Add7~15  $ (GND)))
// \UART_Link1|Add7~17  = CARRY((\UART_Link1|sdram_write_wait_ctr [8]) # (!\UART_Link1|Add7~15 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~15 ),
	.combout(\UART_Link1|Add7~16_combout ),
	.cout(\UART_Link1|Add7~17 ));
// synopsys translate_off
defparam \UART_Link1|Add7~16 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~9 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~9_combout  = (\UART_Link1|Add7~16_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~9 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \UART_Link1|sdram_write_wait_ctr[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[8] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \UART_Link1|Add7~18 (
// Equation(s):
// \UART_Link1|Add7~18_combout  = (\UART_Link1|sdram_write_wait_ctr [9] & (\UART_Link1|Add7~17  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [9] & (!\UART_Link1|Add7~17 ))
// \UART_Link1|Add7~19  = CARRY((!\UART_Link1|sdram_write_wait_ctr [9] & !\UART_Link1|Add7~17 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~17 ),
	.combout(\UART_Link1|Add7~18_combout ),
	.cout(\UART_Link1|Add7~19 ));
// synopsys translate_off
defparam \UART_Link1|Add7~18 .lut_mask = 16'hA505;
defparam \UART_Link1|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~10 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~10_combout  = (\UART_Link1|Add7~18_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~18_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~10 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \UART_Link1|sdram_write_wait_ctr[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[9] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \UART_Link1|Add7~20 (
// Equation(s):
// \UART_Link1|Add7~20_combout  = (\UART_Link1|sdram_write_wait_ctr [10] & ((GND) # (!\UART_Link1|Add7~19 ))) # (!\UART_Link1|sdram_write_wait_ctr [10] & (\UART_Link1|Add7~19  $ (GND)))
// \UART_Link1|Add7~21  = CARRY((\UART_Link1|sdram_write_wait_ctr [10]) # (!\UART_Link1|Add7~19 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~19 ),
	.combout(\UART_Link1|Add7~20_combout ),
	.cout(\UART_Link1|Add7~21 ));
// synopsys translate_off
defparam \UART_Link1|Add7~20 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~11 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~11_combout  = (\UART_Link1|Add7~20_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~20_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~11 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \UART_Link1|sdram_write_wait_ctr[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[10] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \UART_Link1|Add7~22 (
// Equation(s):
// \UART_Link1|Add7~22_combout  = (\UART_Link1|sdram_write_wait_ctr [11] & (\UART_Link1|Add7~21  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [11] & (!\UART_Link1|Add7~21 ))
// \UART_Link1|Add7~23  = CARRY((!\UART_Link1|sdram_write_wait_ctr [11] & !\UART_Link1|Add7~21 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~21 ),
	.combout(\UART_Link1|Add7~22_combout ),
	.cout(\UART_Link1|Add7~23 ));
// synopsys translate_off
defparam \UART_Link1|Add7~22 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~12 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~12_combout  = (\UART_Link1|Add7~22_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~22_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~12 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \UART_Link1|sdram_write_wait_ctr[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[11] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \UART_Link1|Add7~24 (
// Equation(s):
// \UART_Link1|Add7~24_combout  = (\UART_Link1|sdram_write_wait_ctr [12] & ((GND) # (!\UART_Link1|Add7~23 ))) # (!\UART_Link1|sdram_write_wait_ctr [12] & (\UART_Link1|Add7~23  $ (GND)))
// \UART_Link1|Add7~25  = CARRY((\UART_Link1|sdram_write_wait_ctr [12]) # (!\UART_Link1|Add7~23 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~23 ),
	.combout(\UART_Link1|Add7~24_combout ),
	.cout(\UART_Link1|Add7~25 ));
// synopsys translate_off
defparam \UART_Link1|Add7~24 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~13 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~13_combout  = (\UART_Link1|Add7~24_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~24_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~13 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \UART_Link1|sdram_write_wait_ctr[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|sdram_write_wait_ctr~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[12] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \UART_Link1|Add7~26 (
// Equation(s):
// \UART_Link1|Add7~26_combout  = (\UART_Link1|sdram_write_wait_ctr [13] & (\UART_Link1|Add7~25  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [13] & (!\UART_Link1|Add7~25 ))
// \UART_Link1|Add7~27  = CARRY((!\UART_Link1|sdram_write_wait_ctr [13] & !\UART_Link1|Add7~25 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~25 ),
	.combout(\UART_Link1|Add7~26_combout ),
	.cout(\UART_Link1|Add7~27 ));
// synopsys translate_off
defparam \UART_Link1|Add7~26 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~14 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~14_combout  = (\UART_Link1|Add7~26_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~26_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~14 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \UART_Link1|sdram_write_wait_ctr[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|sdram_write_wait_ctr~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[13] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \UART_Link1|Add7~28 (
// Equation(s):
// \UART_Link1|Add7~28_combout  = (\UART_Link1|sdram_write_wait_ctr [14] & ((GND) # (!\UART_Link1|Add7~27 ))) # (!\UART_Link1|sdram_write_wait_ctr [14] & (\UART_Link1|Add7~27  $ (GND)))
// \UART_Link1|Add7~29  = CARRY((\UART_Link1|sdram_write_wait_ctr [14]) # (!\UART_Link1|Add7~27 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~27 ),
	.combout(\UART_Link1|Add7~28_combout ),
	.cout(\UART_Link1|Add7~29 ));
// synopsys translate_off
defparam \UART_Link1|Add7~28 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~15 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~15_combout  = (\UART_Link1|Add7~28_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~28_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~15 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \UART_Link1|sdram_write_wait_ctr[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|sdram_write_wait_ctr~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[14] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \UART_Link1|Add7~30 (
// Equation(s):
// \UART_Link1|Add7~30_combout  = (\UART_Link1|sdram_write_wait_ctr [15] & (\UART_Link1|Add7~29  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [15] & (!\UART_Link1|Add7~29 ))
// \UART_Link1|Add7~31  = CARRY((!\UART_Link1|sdram_write_wait_ctr [15] & !\UART_Link1|Add7~29 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~29 ),
	.combout(\UART_Link1|Add7~30_combout ),
	.cout(\UART_Link1|Add7~31 ));
// synopsys translate_off
defparam \UART_Link1|Add7~30 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~16 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~16_combout  = (\UART_Link1|Add7~30_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~30_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~16 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \UART_Link1|sdram_write_wait_ctr[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[15] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \UART_Link1|Add7~32 (
// Equation(s):
// \UART_Link1|Add7~32_combout  = (\UART_Link1|sdram_write_wait_ctr [16] & ((GND) # (!\UART_Link1|Add7~31 ))) # (!\UART_Link1|sdram_write_wait_ctr [16] & (\UART_Link1|Add7~31  $ (GND)))
// \UART_Link1|Add7~33  = CARRY((\UART_Link1|sdram_write_wait_ctr [16]) # (!\UART_Link1|Add7~31 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~31 ),
	.combout(\UART_Link1|Add7~32_combout ),
	.cout(\UART_Link1|Add7~33 ));
// synopsys translate_off
defparam \UART_Link1|Add7~32 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~23 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~23_combout  = (\UART_Link1|Add7~32_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~32_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~23 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \UART_Link1|sdram_write_wait_ctr[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[16] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \UART_Link1|Add7~34 (
// Equation(s):
// \UART_Link1|Add7~34_combout  = (\UART_Link1|sdram_write_wait_ctr [17] & (\UART_Link1|Add7~33  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [17] & (!\UART_Link1|Add7~33 ))
// \UART_Link1|Add7~35  = CARRY((!\UART_Link1|sdram_write_wait_ctr [17] & !\UART_Link1|Add7~33 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~33 ),
	.combout(\UART_Link1|Add7~34_combout ),
	.cout(\UART_Link1|Add7~35 ));
// synopsys translate_off
defparam \UART_Link1|Add7~34 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~24 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~24_combout  = (\UART_Link1|Add7~34_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~34_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~24 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr[17]~feeder (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr[17]~feeder_combout  = \UART_Link1|sdram_write_wait_ctr~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|sdram_write_wait_ctr~24_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[17]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|sdram_write_wait_ctr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \UART_Link1|sdram_write_wait_ctr[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[17] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \UART_Link1|Add7~36 (
// Equation(s):
// \UART_Link1|Add7~36_combout  = (\UART_Link1|sdram_write_wait_ctr [18] & ((GND) # (!\UART_Link1|Add7~35 ))) # (!\UART_Link1|sdram_write_wait_ctr [18] & (\UART_Link1|Add7~35  $ (GND)))
// \UART_Link1|Add7~37  = CARRY((\UART_Link1|sdram_write_wait_ctr [18]) # (!\UART_Link1|Add7~35 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~35 ),
	.combout(\UART_Link1|Add7~36_combout ),
	.cout(\UART_Link1|Add7~37 ));
// synopsys translate_off
defparam \UART_Link1|Add7~36 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~17 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~17_combout  = (\UART_Link1|Add7~36_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~36_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~17 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \UART_Link1|sdram_write_wait_ctr[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[18] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \UART_Link1|Add7~38 (
// Equation(s):
// \UART_Link1|Add7~38_combout  = (\UART_Link1|sdram_write_wait_ctr [19] & (\UART_Link1|Add7~37  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [19] & (!\UART_Link1|Add7~37 ))
// \UART_Link1|Add7~39  = CARRY((!\UART_Link1|sdram_write_wait_ctr [19] & !\UART_Link1|Add7~37 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~37 ),
	.combout(\UART_Link1|Add7~38_combout ),
	.cout(\UART_Link1|Add7~39 ));
// synopsys translate_off
defparam \UART_Link1|Add7~38 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~18 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~18_combout  = (\UART_Link1|Add7~38_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~38_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~18 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \UART_Link1|sdram_write_wait_ctr[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[19] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \UART_Link1|Add7~40 (
// Equation(s):
// \UART_Link1|Add7~40_combout  = (\UART_Link1|sdram_write_wait_ctr [20] & ((GND) # (!\UART_Link1|Add7~39 ))) # (!\UART_Link1|sdram_write_wait_ctr [20] & (\UART_Link1|Add7~39  $ (GND)))
// \UART_Link1|Add7~41  = CARRY((\UART_Link1|sdram_write_wait_ctr [20]) # (!\UART_Link1|Add7~39 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~39 ),
	.combout(\UART_Link1|Add7~40_combout ),
	.cout(\UART_Link1|Add7~41 ));
// synopsys translate_off
defparam \UART_Link1|Add7~40 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~19 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~19_combout  = (\UART_Link1|Add7~40_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~40_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~19 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \UART_Link1|sdram_write_wait_ctr[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[20] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \UART_Link1|Add7~42 (
// Equation(s):
// \UART_Link1|Add7~42_combout  = (\UART_Link1|sdram_write_wait_ctr [21] & (\UART_Link1|Add7~41  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [21] & (!\UART_Link1|Add7~41 ))
// \UART_Link1|Add7~43  = CARRY((!\UART_Link1|sdram_write_wait_ctr [21] & !\UART_Link1|Add7~41 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~41 ),
	.combout(\UART_Link1|Add7~42_combout ),
	.cout(\UART_Link1|Add7~43 ));
// synopsys translate_off
defparam \UART_Link1|Add7~42 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~20 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~20_combout  = (\UART_Link1|Add7~42_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~20 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \UART_Link1|sdram_write_wait_ctr[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[21] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \UART_Link1|Add7~44 (
// Equation(s):
// \UART_Link1|Add7~44_combout  = (\UART_Link1|sdram_write_wait_ctr [22] & ((GND) # (!\UART_Link1|Add7~43 ))) # (!\UART_Link1|sdram_write_wait_ctr [22] & (\UART_Link1|Add7~43  $ (GND)))
// \UART_Link1|Add7~45  = CARRY((\UART_Link1|sdram_write_wait_ctr [22]) # (!\UART_Link1|Add7~43 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~43 ),
	.combout(\UART_Link1|Add7~44_combout ),
	.cout(\UART_Link1|Add7~45 ));
// synopsys translate_off
defparam \UART_Link1|Add7~44 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~21 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~21_combout  = (\UART_Link1|Add7~44_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~44_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~21 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \UART_Link1|sdram_write_wait_ctr[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[22] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \UART_Link1|Add7~46 (
// Equation(s):
// \UART_Link1|Add7~46_combout  = (\UART_Link1|sdram_write_wait_ctr [23] & (\UART_Link1|Add7~45  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [23] & (!\UART_Link1|Add7~45 ))
// \UART_Link1|Add7~47  = CARRY((!\UART_Link1|sdram_write_wait_ctr [23] & !\UART_Link1|Add7~45 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~45 ),
	.combout(\UART_Link1|Add7~46_combout ),
	.cout(\UART_Link1|Add7~47 ));
// synopsys translate_off
defparam \UART_Link1|Add7~46 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~22 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~22_combout  = (\UART_Link1|Add7~46_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~22 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \UART_Link1|sdram_write_wait_ctr[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[23] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \UART_Link1|Add7~48 (
// Equation(s):
// \UART_Link1|Add7~48_combout  = (\UART_Link1|sdram_write_wait_ctr [24] & ((GND) # (!\UART_Link1|Add7~47 ))) # (!\UART_Link1|sdram_write_wait_ctr [24] & (\UART_Link1|Add7~47  $ (GND)))
// \UART_Link1|Add7~49  = CARRY((\UART_Link1|sdram_write_wait_ctr [24]) # (!\UART_Link1|Add7~47 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~47 ),
	.combout(\UART_Link1|Add7~48_combout ),
	.cout(\UART_Link1|Add7~49 ));
// synopsys translate_off
defparam \UART_Link1|Add7~48 .lut_mask = 16'h5AAF;
defparam \UART_Link1|Add7~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~25 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~25_combout  = (\UART_Link1|Add7~48_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~48_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~25 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \UART_Link1|sdram_write_wait_ctr[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[24] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \UART_Link1|Add7~50 (
// Equation(s):
// \UART_Link1|Add7~50_combout  = (\UART_Link1|sdram_write_wait_ctr [25] & (\UART_Link1|Add7~49  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [25] & (!\UART_Link1|Add7~49 ))
// \UART_Link1|Add7~51  = CARRY((!\UART_Link1|sdram_write_wait_ctr [25] & !\UART_Link1|Add7~49 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~49 ),
	.combout(\UART_Link1|Add7~50_combout ),
	.cout(\UART_Link1|Add7~51 ));
// synopsys translate_off
defparam \UART_Link1|Add7~50 .lut_mask = 16'hC303;
defparam \UART_Link1|Add7~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~26 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~26_combout  = (\UART_Link1|Add7~50_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~50_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~26 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \UART_Link1|sdram_write_wait_ctr[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[25] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \UART_Link1|Add7~52 (
// Equation(s):
// \UART_Link1|Add7~52_combout  = (\UART_Link1|sdram_write_wait_ctr [26] & ((GND) # (!\UART_Link1|Add7~51 ))) # (!\UART_Link1|sdram_write_wait_ctr [26] & (\UART_Link1|Add7~51  $ (GND)))
// \UART_Link1|Add7~53  = CARRY((\UART_Link1|sdram_write_wait_ctr [26]) # (!\UART_Link1|Add7~51 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~51 ),
	.combout(\UART_Link1|Add7~52_combout ),
	.cout(\UART_Link1|Add7~53 ));
// synopsys translate_off
defparam \UART_Link1|Add7~52 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~27 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~27_combout  = (\UART_Link1|Add7~52_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~52_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~27 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \UART_Link1|sdram_write_wait_ctr[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[26] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \UART_Link1|Add7~54 (
// Equation(s):
// \UART_Link1|Add7~54_combout  = (\UART_Link1|sdram_write_wait_ctr [27] & (\UART_Link1|Add7~53  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [27] & (!\UART_Link1|Add7~53 ))
// \UART_Link1|Add7~55  = CARRY((!\UART_Link1|sdram_write_wait_ctr [27] & !\UART_Link1|Add7~53 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~53 ),
	.combout(\UART_Link1|Add7~54_combout ),
	.cout(\UART_Link1|Add7~55 ));
// synopsys translate_off
defparam \UART_Link1|Add7~54 .lut_mask = 16'hA505;
defparam \UART_Link1|Add7~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~28 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~28_combout  = (\UART_Link1|Add7~54_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~28 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \UART_Link1|sdram_write_wait_ctr[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[27] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \UART_Link1|Add7~56 (
// Equation(s):
// \UART_Link1|Add7~56_combout  = (\UART_Link1|sdram_write_wait_ctr [28] & ((GND) # (!\UART_Link1|Add7~55 ))) # (!\UART_Link1|sdram_write_wait_ctr [28] & (\UART_Link1|Add7~55  $ (GND)))
// \UART_Link1|Add7~57  = CARRY((\UART_Link1|sdram_write_wait_ctr [28]) # (!\UART_Link1|Add7~55 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~55 ),
	.combout(\UART_Link1|Add7~56_combout ),
	.cout(\UART_Link1|Add7~57 ));
// synopsys translate_off
defparam \UART_Link1|Add7~56 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~29 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~29_combout  = (\UART_Link1|Add7~56_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(\UART_Link1|Add7~56_combout ),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~29 .lut_mask = 16'h00CC;
defparam \UART_Link1|sdram_write_wait_ctr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \UART_Link1|sdram_write_wait_ctr[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[28] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \UART_Link1|Add7~58 (
// Equation(s):
// \UART_Link1|Add7~58_combout  = (\UART_Link1|sdram_write_wait_ctr [29] & (\UART_Link1|Add7~57  & VCC)) # (!\UART_Link1|sdram_write_wait_ctr [29] & (!\UART_Link1|Add7~57 ))
// \UART_Link1|Add7~59  = CARRY((!\UART_Link1|sdram_write_wait_ctr [29] & !\UART_Link1|Add7~57 ))

	.dataa(\UART_Link1|sdram_write_wait_ctr [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~57 ),
	.combout(\UART_Link1|Add7~58_combout ),
	.cout(\UART_Link1|Add7~59 ));
// synopsys translate_off
defparam \UART_Link1|Add7~58 .lut_mask = 16'hA505;
defparam \UART_Link1|Add7~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~30 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~30_combout  = (\UART_Link1|Add7~58_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~30 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \UART_Link1|sdram_write_wait_ctr[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[29] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \UART_Link1|Add7~60 (
// Equation(s):
// \UART_Link1|Add7~60_combout  = (\UART_Link1|sdram_write_wait_ctr [30] & ((GND) # (!\UART_Link1|Add7~59 ))) # (!\UART_Link1|sdram_write_wait_ctr [30] & (\UART_Link1|Add7~59  $ (GND)))
// \UART_Link1|Add7~61  = CARRY((\UART_Link1|sdram_write_wait_ctr [30]) # (!\UART_Link1|Add7~59 ))

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|Add7~59 ),
	.combout(\UART_Link1|Add7~60_combout ),
	.cout(\UART_Link1|Add7~61 ));
// synopsys translate_off
defparam \UART_Link1|Add7~60 .lut_mask = 16'h3CCF;
defparam \UART_Link1|Add7~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~31 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~31_combout  = (\UART_Link1|Add7~60_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|Add7~60_combout ),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~31 .lut_mask = 16'h00F0;
defparam \UART_Link1|sdram_write_wait_ctr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \UART_Link1|sdram_write_wait_ctr[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[30] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \UART_Link1|Add7~62 (
// Equation(s):
// \UART_Link1|Add7~62_combout  = \UART_Link1|Add7~61  $ (!\UART_Link1|sdram_write_wait_ctr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|sdram_write_wait_ctr [31]),
	.cin(\UART_Link1|Add7~61 ),
	.combout(\UART_Link1|Add7~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Add7~62 .lut_mask = 16'hF00F;
defparam \UART_Link1|Add7~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \UART_Link1|sdram_write_wait_ctr~32 (
// Equation(s):
// \UART_Link1|sdram_write_wait_ctr~32_combout  = (\UART_Link1|Add7~62_combout  & !\UART_Link1|Equal7~10_combout )

	.dataa(\UART_Link1|Add7~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|Equal7~10_combout ),
	.cin(gnd),
	.combout(\UART_Link1|sdram_write_wait_ctr~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr~32 .lut_mask = 16'h00AA;
defparam \UART_Link1|sdram_write_wait_ctr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \UART_Link1|sdram_write_wait_ctr[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|sdram_write_wait_ctr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|sdram_write_wait_ctr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|sdram_write_wait_ctr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|sdram_write_wait_ctr[31] .is_wysiwyg = "true";
defparam \UART_Link1|sdram_write_wait_ctr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \UART_Link1|Equal7~9 (
// Equation(s):
// \UART_Link1|Equal7~9_combout  = (!\UART_Link1|sdram_write_wait_ctr [28] & (!\UART_Link1|sdram_write_wait_ctr [31] & (!\UART_Link1|sdram_write_wait_ctr [29] & !\UART_Link1|sdram_write_wait_ctr [30])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [28]),
	.datab(\UART_Link1|sdram_write_wait_ctr [31]),
	.datac(\UART_Link1|sdram_write_wait_ctr [29]),
	.datad(\UART_Link1|sdram_write_wait_ctr [30]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~9 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \UART_Link1|Equal7~8 (
// Equation(s):
// \UART_Link1|Equal7~8_combout  = (!\UART_Link1|sdram_write_wait_ctr [26] & (!\UART_Link1|sdram_write_wait_ctr [25] & (!\UART_Link1|sdram_write_wait_ctr [27] & !\UART_Link1|sdram_write_wait_ctr [24])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [26]),
	.datab(\UART_Link1|sdram_write_wait_ctr [25]),
	.datac(\UART_Link1|sdram_write_wait_ctr [27]),
	.datad(\UART_Link1|sdram_write_wait_ctr [24]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~8 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \UART_Link1|Equal7~3 (
// Equation(s):
// \UART_Link1|Equal7~3_combout  = (!\UART_Link1|sdram_write_wait_ctr [13] & (!\UART_Link1|sdram_write_wait_ctr [14] & (!\UART_Link1|sdram_write_wait_ctr [12] & !\UART_Link1|sdram_write_wait_ctr [15])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [13]),
	.datab(\UART_Link1|sdram_write_wait_ctr [14]),
	.datac(\UART_Link1|sdram_write_wait_ctr [12]),
	.datad(\UART_Link1|sdram_write_wait_ctr [15]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~3 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \UART_Link1|Equal7~1 (
// Equation(s):
// \UART_Link1|Equal7~1_combout  = (!\UART_Link1|sdram_write_wait_ctr [7] & (!\UART_Link1|sdram_write_wait_ctr [6] & (!\UART_Link1|sdram_write_wait_ctr [4] & !\UART_Link1|sdram_write_wait_ctr [5])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [7]),
	.datab(\UART_Link1|sdram_write_wait_ctr [6]),
	.datac(\UART_Link1|sdram_write_wait_ctr [4]),
	.datad(\UART_Link1|sdram_write_wait_ctr [5]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~1 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \UART_Link1|Equal7~0 (
// Equation(s):
// \UART_Link1|Equal7~0_combout  = (!\UART_Link1|sdram_write_wait_ctr [3] & (!\UART_Link1|sdram_write_wait_ctr [0] & (!\UART_Link1|sdram_write_wait_ctr [2] & \UART_Link1|sdram_write_wait_ctr [1])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [3]),
	.datab(\UART_Link1|sdram_write_wait_ctr [0]),
	.datac(\UART_Link1|sdram_write_wait_ctr [2]),
	.datad(\UART_Link1|sdram_write_wait_ctr [1]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~0 .lut_mask = 16'h0100;
defparam \UART_Link1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \UART_Link1|Equal7~2 (
// Equation(s):
// \UART_Link1|Equal7~2_combout  = (!\UART_Link1|sdram_write_wait_ctr [11] & (!\UART_Link1|sdram_write_wait_ctr [8] & (!\UART_Link1|sdram_write_wait_ctr [10] & !\UART_Link1|sdram_write_wait_ctr [9])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [11]),
	.datab(\UART_Link1|sdram_write_wait_ctr [8]),
	.datac(\UART_Link1|sdram_write_wait_ctr [10]),
	.datad(\UART_Link1|sdram_write_wait_ctr [9]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~2 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \UART_Link1|Equal7~4 (
// Equation(s):
// \UART_Link1|Equal7~4_combout  = (\UART_Link1|Equal7~3_combout  & (\UART_Link1|Equal7~1_combout  & (\UART_Link1|Equal7~0_combout  & \UART_Link1|Equal7~2_combout )))

	.dataa(\UART_Link1|Equal7~3_combout ),
	.datab(\UART_Link1|Equal7~1_combout ),
	.datac(\UART_Link1|Equal7~0_combout ),
	.datad(\UART_Link1|Equal7~2_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~4 .lut_mask = 16'h8000;
defparam \UART_Link1|Equal7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \UART_Link1|Equal7~5 (
// Equation(s):
// \UART_Link1|Equal7~5_combout  = (!\UART_Link1|sdram_write_wait_ctr [18] & !\UART_Link1|sdram_write_wait_ctr [19])

	.dataa(gnd),
	.datab(\UART_Link1|sdram_write_wait_ctr [18]),
	.datac(\UART_Link1|sdram_write_wait_ctr [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~5 .lut_mask = 16'h0303;
defparam \UART_Link1|Equal7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \UART_Link1|Equal7~6 (
// Equation(s):
// \UART_Link1|Equal7~6_combout  = (!\UART_Link1|sdram_write_wait_ctr [22] & (!\UART_Link1|sdram_write_wait_ctr [20] & (!\UART_Link1|sdram_write_wait_ctr [23] & !\UART_Link1|sdram_write_wait_ctr [21])))

	.dataa(\UART_Link1|sdram_write_wait_ctr [22]),
	.datab(\UART_Link1|sdram_write_wait_ctr [20]),
	.datac(\UART_Link1|sdram_write_wait_ctr [23]),
	.datad(\UART_Link1|sdram_write_wait_ctr [21]),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~6 .lut_mask = 16'h0001;
defparam \UART_Link1|Equal7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \UART_Link1|Equal7~7 (
// Equation(s):
// \UART_Link1|Equal7~7_combout  = (!\UART_Link1|sdram_write_wait_ctr [17] & (!\UART_Link1|sdram_write_wait_ctr [16] & (\UART_Link1|Equal7~5_combout  & \UART_Link1|Equal7~6_combout )))

	.dataa(\UART_Link1|sdram_write_wait_ctr [17]),
	.datab(\UART_Link1|sdram_write_wait_ctr [16]),
	.datac(\UART_Link1|Equal7~5_combout ),
	.datad(\UART_Link1|Equal7~6_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~7 .lut_mask = 16'h1000;
defparam \UART_Link1|Equal7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \UART_Link1|Equal7~10 (
// Equation(s):
// \UART_Link1|Equal7~10_combout  = (\UART_Link1|Equal7~9_combout  & (\UART_Link1|Equal7~8_combout  & (\UART_Link1|Equal7~4_combout  & \UART_Link1|Equal7~7_combout )))

	.dataa(\UART_Link1|Equal7~9_combout ),
	.datab(\UART_Link1|Equal7~8_combout ),
	.datac(\UART_Link1|Equal7~4_combout ),
	.datad(\UART_Link1|Equal7~7_combout ),
	.cin(gnd),
	.combout(\UART_Link1|Equal7~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Equal7~10 .lut_mask = 16'h8000;
defparam \UART_Link1|Equal7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \UART_Link1|Selector63~0 (
// Equation(s):
// \UART_Link1|Selector63~0_combout  = ((\UART_Link1|loading_memory~q  & \UART_Link1|state.s_fmem_read_page_done~q )) # (!\UART_Link1|state.s_init~q )

	.dataa(\UART_Link1|loading_memory~q ),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_read_page_done~q ),
	.datad(\UART_Link1|state.s_init~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector63~0 .lut_mask = 16'hA0FF;
defparam \UART_Link1|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \UART_Link1|Selector63~1 (
// Equation(s):
// \UART_Link1|Selector63~1_combout  = (\UART_Link1|Selector63~0_combout ) # ((\UART_Link1|Equal7~10_combout  & (\UART_Link1|sdram_write_wait_ctr[0]~0_combout  & \UART_Link1|loading_memory~q )))

	.dataa(\UART_Link1|Equal7~10_combout ),
	.datab(\UART_Link1|Selector63~0_combout ),
	.datac(\UART_Link1|sdram_write_wait_ctr[0]~0_combout ),
	.datad(\UART_Link1|loading_memory~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector63~1 .lut_mask = 16'hECCC;
defparam \UART_Link1|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \UART_Link1|state.s_load_fmem (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|Selector63~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_load_fmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_load_fmem .is_wysiwyg = "true";
defparam \UART_Link1|state.s_load_fmem .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \UART_Link1|data_buffer[16]~0 (
// Equation(s):
// \UART_Link1|data_buffer[16]~0_combout  = (\UART_Link1|state.s_load_fmem~q  & (\uart_link_enable~q  & ((\UART_Link1|Equal0~4_combout ) # (\UART_Link1|Equal0~9_combout ))))

	.dataa(\UART_Link1|Equal0~4_combout ),
	.datab(\UART_Link1|state.s_load_fmem~q ),
	.datac(\UART_Link1|Equal0~9_combout ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[16]~0 .lut_mask = 16'hC800;
defparam \UART_Link1|data_buffer[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \UART_Link1|load_mem_fsm~0 (
// Equation(s):
// \UART_Link1|load_mem_fsm~0_combout  = \UART_Link1|load_mem_fsm~q  $ (\UART_Link1|data_buffer[16]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(\UART_Link1|data_buffer[16]~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|load_mem_fsm~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|load_mem_fsm~0 .lut_mask = 16'h0FF0;
defparam \UART_Link1|load_mem_fsm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \UART_Link1|load_mem_fsm (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|load_mem_fsm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|load_mem_fsm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|load_mem_fsm .is_wysiwyg = "true";
defparam \UART_Link1|load_mem_fsm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \UART_Link1|state~41 (
// Equation(s):
// \UART_Link1|state~41_combout  = (!\UART_Link1|load_mem_fsm~q  & \UART_Link1|state~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(\UART_Link1|state~40_combout ),
	.cin(gnd),
	.combout(\UART_Link1|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|state~41 .lut_mask = 16'h0F00;
defparam \UART_Link1|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \UART_Link1|state.s_fmem_read_page (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|state~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|state.s_fmem_read_page~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|state.s_fmem_read_page .is_wysiwyg = "true";
defparam \UART_Link1|state.s_fmem_read_page .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \UART_Link1|iob_fmem_enable~0 (
// Equation(s):
// \UART_Link1|iob_fmem_enable~0_combout  = (!\UART_Link1|state.s_fmem_read_page~q  & !\UART_Link1|state.s_fmem_write_enable~q )

	.dataa(\UART_Link1|state.s_fmem_read_page~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_write_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_enable~0 .lut_mask = 16'h0055;
defparam \UART_Link1|iob_fmem_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \UART_Link1|Selector334~0 (
// Equation(s):
// \UART_Link1|Selector334~0_combout  = (\UART_Link1|state.s_fmem_write_page~q  & (((\UART_Link1|fmem_returned~q ) # (\UART_Link1|iob_fmem_enable~q )))) # (!\UART_Link1|state.s_fmem_write_page~q  & (\UART_Link1|state.s_fmem_erase_sector~q  & 
// ((\UART_Link1|fmem_returned~q ) # (\UART_Link1|iob_fmem_enable~q ))))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|fmem_returned~q ),
	.datad(\UART_Link1|iob_fmem_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector334~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector334~0 .lut_mask = 16'hEEE0;
defparam \UART_Link1|Selector334~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \UART_Link1|Selector334~1 (
// Equation(s):
// \UART_Link1|Selector334~1_combout  = ((\UART_Link1|Selector334~0_combout ) # ((\UART_Link1|iob_fmem_enable~q  & !\UART_Link1|state.s_fmem_control_wait~q ))) # (!\UART_Link1|iob_fmem_enable~0_combout )

	.dataa(\UART_Link1|iob_fmem_enable~0_combout ),
	.datab(\UART_Link1|Selector334~0_combout ),
	.datac(\UART_Link1|iob_fmem_enable~q ),
	.datad(\UART_Link1|state.s_fmem_control_wait~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector334~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector334~1 .lut_mask = 16'hDDFD;
defparam \UART_Link1|Selector334~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \UART_Link1|iob_fmem_enable (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector334~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_link_enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_enable .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector52~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector52~0_combout  = (\FLASHMEM_Controller1|state.s_control~q  & ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & ((\FLASHMEM_Controller1|state~14_combout ))) # (!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & 
// (!\restart_system~q ))))

	.dataa(\restart_system~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|state.s_control~q ),
	.datad(\FLASHMEM_Controller1|state~14_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector52~0 .lut_mask = 16'hD010;
defparam \FLASHMEM_Controller1|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector52~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector52~1_combout  = (\FLASHMEM_Controller1|Selector52~0_combout ) # ((\UART_Link1|iob_fmem_enable~q  & \FLASHMEM_Controller1|state.s_idle~q ))

	.dataa(gnd),
	.datab(\UART_Link1|iob_fmem_enable~q ),
	.datac(\FLASHMEM_Controller1|state.s_idle~q ),
	.datad(\FLASHMEM_Controller1|Selector52~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector52~1 .lut_mask = 16'hFFC0;
defparam \FLASHMEM_Controller1|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \FLASHMEM_Controller1|state.s_control (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector52~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_control~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_control .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_control .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_wait_reset~0 (
// Equation(s):
// \FLASHMEM_Controller1|state.s_wait_reset~0_combout  = (\FLASHMEM_Controller1|state.s_control~q  & (((!\FLASHMEM_Controller1|trans_state.s_trans_finish~q )))) # (!\FLASHMEM_Controller1|state.s_control~q  & (((!\UART_Link1|iob_fmem_enable~q )) # 
// (!\FLASHMEM_Controller1|state.s_idle~q )))

	.dataa(\FLASHMEM_Controller1|state.s_control~q ),
	.datab(\FLASHMEM_Controller1|state.s_idle~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\UART_Link1|iob_fmem_enable~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_wait_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset~0 .lut_mask = 16'h1B5F;
defparam \FLASHMEM_Controller1|state.s_wait_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector50~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector50~0_combout  = (!\FLASHMEM_Controller1|state.s_reset_done~q  & (\restart_system~q  & (!\FLASHMEM_Controller1|state.s_reset~q  & \FLASHMEM_Controller1|state.s_wait_reset~0_combout )))

	.dataa(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datab(\restart_system~q ),
	.datac(\FLASHMEM_Controller1|state.s_reset~q ),
	.datad(\FLASHMEM_Controller1|state.s_wait_reset~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector50~0 .lut_mask = 16'h0400;
defparam \FLASHMEM_Controller1|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \FLASHMEM_Controller1|state.s_reset (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_reset .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_reset_done~feeder (
// Equation(s):
// \FLASHMEM_Controller1|state.s_reset_done~feeder_combout  = \FLASHMEM_Controller1|state.s_reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|state.s_reset~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_reset_done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_reset_done~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|state.s_reset_done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \FLASHMEM_Controller1|state.s_reset_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|state.s_reset_done~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_reset_done .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_reset_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_wait_reset~1 (
// Equation(s):
// \FLASHMEM_Controller1|state.s_wait_reset~1_combout  = (!\FLASHMEM_Controller1|state.s_reset_done~q  & !\FLASHMEM_Controller1|state.s_reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datad(\FLASHMEM_Controller1|state.s_reset~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_wait_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset~1 .lut_mask = 16'h000F;
defparam \FLASHMEM_Controller1|state.s_wait_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|state.s_wait_reset~2 (
// Equation(s):
// \FLASHMEM_Controller1|state.s_wait_reset~2_combout  = (\restart_system~q ) # (((\FLASHMEM_Controller1|state.s_wait_reset~q ) # (!\FLASHMEM_Controller1|state.s_wait_reset~0_combout )) # (!\FLASHMEM_Controller1|state.s_wait_reset~1_combout ))

	.dataa(\restart_system~q ),
	.datab(\FLASHMEM_Controller1|state.s_wait_reset~1_combout ),
	.datac(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.datad(\FLASHMEM_Controller1|state.s_wait_reset~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|state.s_wait_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset~2 .lut_mask = 16'hFBFF;
defparam \FLASHMEM_Controller1|state.s_wait_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \FLASHMEM_Controller1|state.s_wait_reset (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|state.s_wait_reset~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|state.s_wait_reset .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|state.s_wait_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector47~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector47~0_combout  = (\FLASHMEM_Controller1|state.s_reset_done~q ) # ((\FLASHMEM_Controller1|reset_done~q  & \FLASHMEM_Controller1|state.s_wait_reset~q ))

	.dataa(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|reset_done~q ),
	.datad(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector47~0 .lut_mask = 16'hFAAA;
defparam \FLASHMEM_Controller1|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \FLASHMEM_Controller1|reset_done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|reset_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|reset_done .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|reset_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \UART_Link1|ready~0 (
// Equation(s):
// \UART_Link1|ready~0_combout  = (\UART_Link1|ready~q ) # ((\UART_Link1|state.s_init_done~q  & \uart_link_enable~q ))

	.dataa(\UART_Link1|state.s_init_done~q ),
	.datab(gnd),
	.datac(\UART_Link1|ready~q ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|ready~0 .lut_mask = 16'hFAF0;
defparam \UART_Link1|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \UART_Link1|ready (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|ready .is_wysiwyg = "true";
defparam \UART_Link1|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\UART_Link1|ready~q ) # (!\FLASHMEM_Controller1|reset_done~q )

	.dataa(\FLASHMEM_Controller1|reset_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|ready~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h55FF;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\state.s_init~q ) # ((\state.s_init_wait~q  & ((\Selector3~0_combout ) # (!\DRAM_Controller1|ready_for_new~q ))))

	.dataa(\Selector3~0_combout ),
	.datab(\state.s_init~q ),
	.datac(\DRAM_Controller1|ready_for_new~q ),
	.datad(\state.s_init_wait~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hEFCC;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \state.s_init_wait (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_init_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_init_wait .is_wysiwyg = "true";
defparam \state.s_init_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \uart_link_enable~0 (
// Equation(s):
// \uart_link_enable~0_combout  = (\FLASHMEM_Controller1|reset_done~q  & \DRAM_Controller1|ready_for_new~q )

	.dataa(\FLASHMEM_Controller1|reset_done~q ),
	.datab(\DRAM_Controller1|ready_for_new~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_link_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_link_enable~0 .lut_mask = 16'h8888;
defparam \uart_link_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \state.s_idle~0 (
// Equation(s):
// \state.s_idle~0_combout  = (\state.s_idle~q ) # ((\state.s_init_wait~q  & (\uart_link_enable~0_combout  & \UART_Link1|ready~q )))

	.dataa(\state.s_init_wait~q ),
	.datab(\state.s_idle~q ),
	.datac(\uart_link_enable~0_combout ),
	.datad(\UART_Link1|ready~q ),
	.cin(gnd),
	.combout(\state.s_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.s_idle~0 .lut_mask = 16'hECCC;
defparam \state.s_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \state.s_idle (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.s_idle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.s_idle .is_wysiwyg = "true";
defparam \state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\pll_reset~q  & ((\state.s_idle~q ) # (\state.s_init_wait~q )))) # (!\state.s_init_pll~q )

	.dataa(\state.s_init_pll~q ),
	.datab(\state.s_idle~q ),
	.datac(\pll_reset~q ),
	.datad(\state.s_init_wait~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF5D5;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas pll_reset(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam pll_reset.is_wysiwyg = "true";
defparam pll_reset.power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(\pll_reset~q ),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 24;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20833;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 65;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 240;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \DRAM_Controller1|iob_cke~0 (
// Equation(s):
// \DRAM_Controller1|iob_cke~0_combout  = (\DRAM_Controller1|iob_cke~q ) # (!\DRAM_Controller1|state.s_startup~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|iob_cke~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_cke~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke~0 .lut_mask = 16'hF3F3;
defparam \DRAM_Controller1|iob_cke~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \DRAM_Controller1|iob_cke (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_cke~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_cke~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_cke .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_cke .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \DRAM_Controller1|Equal1~2 (
// Equation(s):
// \DRAM_Controller1|Equal1~2_combout  = (((\DRAM_Controller1|startup_wait_count [4]) # (\DRAM_Controller1|startup_wait_count [2])) # (!\DRAM_Controller1|Equal1~1_combout )) # (!\DRAM_Controller1|startup_wait_count [0])

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal1~2 .lut_mask = 16'hFFF7;
defparam \DRAM_Controller1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \DRAM_Controller1|Equal4~0 (
// Equation(s):
// \DRAM_Controller1|Equal4~0_combout  = (\DRAM_Controller1|startup_wait_count [0]) # (((\DRAM_Controller1|startup_wait_count [2]) # (!\DRAM_Controller1|startup_wait_count [4])) # (!\DRAM_Controller1|Equal1~1_combout ))

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(\DRAM_Controller1|Equal1~1_combout ),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal4~0 .lut_mask = 16'hFFBF;
defparam \DRAM_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \DRAM_Controller1|Equal2~3 (
// Equation(s):
// \DRAM_Controller1|Equal2~3_combout  = (\DRAM_Controller1|Equal2~0_combout  & (\DRAM_Controller1|Equal2~1_combout  & \DRAM_Controller1|Equal2~2_combout ))

	.dataa(\DRAM_Controller1|Equal2~0_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal2~1_combout ),
	.datad(\DRAM_Controller1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal2~3 .lut_mask = 16'hA000;
defparam \DRAM_Controller1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \DRAM_Controller1|Equal3~0 (
// Equation(s):
// \DRAM_Controller1|Equal3~0_combout  = (\DRAM_Controller1|startup_wait_count [1] & (\DRAM_Controller1|Equal2~3_combout  & \DRAM_Controller1|startup_wait_count [2]))

	.dataa(\DRAM_Controller1|startup_wait_count [1]),
	.datab(\DRAM_Controller1|Equal2~3_combout ),
	.datac(gnd),
	.datad(\DRAM_Controller1|startup_wait_count [2]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal3~0 .lut_mask = 16'h8800;
defparam \DRAM_Controller1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \DRAM_Controller1|Selector2~0 (
// Equation(s):
// \DRAM_Controller1|Selector2~0_combout  = ((\DRAM_Controller1|startup_wait_count [0] & ((!\DRAM_Controller1|startup_wait_count [4]) # (!\DRAM_Controller1|startup_wait_count [3]))) # (!\DRAM_Controller1|startup_wait_count [0] & 
// ((\DRAM_Controller1|startup_wait_count [3]) # (\DRAM_Controller1|startup_wait_count [4])))) # (!\DRAM_Controller1|Equal3~0_combout )

	.dataa(\DRAM_Controller1|startup_wait_count [0]),
	.datab(\DRAM_Controller1|startup_wait_count [3]),
	.datac(\DRAM_Controller1|startup_wait_count [4]),
	.datad(\DRAM_Controller1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~0 .lut_mask = 16'h7EFF;
defparam \DRAM_Controller1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \DRAM_Controller1|Selector2~1 (
// Equation(s):
// \DRAM_Controller1|Selector2~1_combout  = (!\DRAM_Controller1|state.s_startup~q  & (((!\DRAM_Controller1|Equal4~0_combout  & \DRAM_Controller1|Selector2~0_combout )) # (!\DRAM_Controller1|Equal1~2_combout )))

	.dataa(\DRAM_Controller1|Equal1~2_combout ),
	.datab(\DRAM_Controller1|Equal4~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector2~1 .lut_mask = 16'h0705;
defparam \DRAM_Controller1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \DRAM_Controller1|iob_command[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \DRAM_Controller1|Add1~0 (
// Equation(s):
// \DRAM_Controller1|Add1~0_combout  = \DRAM_Controller1|refresh_count [0] $ (VCC)
// \DRAM_Controller1|Add1~1  = CARRY(\DRAM_Controller1|refresh_count [0])

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DRAM_Controller1|Add1~0_combout ),
	.cout(\DRAM_Controller1|Add1~1 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~0 .lut_mask = 16'h33CC;
defparam \DRAM_Controller1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \DRAM_Controller1|refresh_count[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \DRAM_Controller1|Add1~2 (
// Equation(s):
// \DRAM_Controller1|Add1~2_combout  = (\DRAM_Controller1|refresh_count [1] & (!\DRAM_Controller1|Add1~1 )) # (!\DRAM_Controller1|refresh_count [1] & ((\DRAM_Controller1|Add1~1 ) # (GND)))
// \DRAM_Controller1|Add1~3  = CARRY((!\DRAM_Controller1|Add1~1 ) # (!\DRAM_Controller1|refresh_count [1]))

	.dataa(\DRAM_Controller1|refresh_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~1 ),
	.combout(\DRAM_Controller1|Add1~2_combout ),
	.cout(\DRAM_Controller1|Add1~3 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~2 .lut_mask = 16'h5A5F;
defparam \DRAM_Controller1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~1 (
// Equation(s):
// \DRAM_Controller1|refresh_count~1_combout  = (\DRAM_Controller1|Add1~2_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~2_combout ),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~1 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|refresh_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \DRAM_Controller1|refresh_count[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \DRAM_Controller1|Add1~4 (
// Equation(s):
// \DRAM_Controller1|Add1~4_combout  = (\DRAM_Controller1|refresh_count [2] & (\DRAM_Controller1|Add1~3  $ (GND))) # (!\DRAM_Controller1|refresh_count [2] & (!\DRAM_Controller1|Add1~3  & VCC))
// \DRAM_Controller1|Add1~5  = CARRY((\DRAM_Controller1|refresh_count [2] & !\DRAM_Controller1|Add1~3 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~3 ),
	.combout(\DRAM_Controller1|Add1~4_combout ),
	.cout(\DRAM_Controller1|Add1~5 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~4 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~0 (
// Equation(s):
// \DRAM_Controller1|refresh_count~0_combout  = (\DRAM_Controller1|Add1~4_combout  & !\DRAM_Controller1|Equal0~2_combout )

	.dataa(\DRAM_Controller1|Add1~4_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~0 .lut_mask = 16'h0A0A;
defparam \DRAM_Controller1|refresh_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \DRAM_Controller1|refresh_count[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \DRAM_Controller1|Add1~6 (
// Equation(s):
// \DRAM_Controller1|Add1~6_combout  = (\DRAM_Controller1|refresh_count [3] & (!\DRAM_Controller1|Add1~5 )) # (!\DRAM_Controller1|refresh_count [3] & ((\DRAM_Controller1|Add1~5 ) # (GND)))
// \DRAM_Controller1|Add1~7  = CARRY((!\DRAM_Controller1|Add1~5 ) # (!\DRAM_Controller1|refresh_count [3]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~5 ),
	.combout(\DRAM_Controller1|Add1~6_combout ),
	.cout(\DRAM_Controller1|Add1~7 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~6 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \DRAM_Controller1|refresh_count[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[3] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \DRAM_Controller1|Add1~8 (
// Equation(s):
// \DRAM_Controller1|Add1~8_combout  = (\DRAM_Controller1|refresh_count [4] & (\DRAM_Controller1|Add1~7  $ (GND))) # (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|Add1~7  & VCC))
// \DRAM_Controller1|Add1~9  = CARRY((\DRAM_Controller1|refresh_count [4] & !\DRAM_Controller1|Add1~7 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~7 ),
	.combout(\DRAM_Controller1|Add1~8_combout ),
	.cout(\DRAM_Controller1|Add1~9 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~8 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \DRAM_Controller1|refresh_count[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[4] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \DRAM_Controller1|Add1~10 (
// Equation(s):
// \DRAM_Controller1|Add1~10_combout  = (\DRAM_Controller1|refresh_count [5] & (!\DRAM_Controller1|Add1~9 )) # (!\DRAM_Controller1|refresh_count [5] & ((\DRAM_Controller1|Add1~9 ) # (GND)))
// \DRAM_Controller1|Add1~11  = CARRY((!\DRAM_Controller1|Add1~9 ) # (!\DRAM_Controller1|refresh_count [5]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~9 ),
	.combout(\DRAM_Controller1|Add1~10_combout ),
	.cout(\DRAM_Controller1|Add1~11 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~10 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \DRAM_Controller1|refresh_count[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \DRAM_Controller1|Add1~12 (
// Equation(s):
// \DRAM_Controller1|Add1~12_combout  = (\DRAM_Controller1|refresh_count [6] & (\DRAM_Controller1|Add1~11  $ (GND))) # (!\DRAM_Controller1|refresh_count [6] & (!\DRAM_Controller1|Add1~11  & VCC))
// \DRAM_Controller1|Add1~13  = CARRY((\DRAM_Controller1|refresh_count [6] & !\DRAM_Controller1|Add1~11 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~11 ),
	.combout(\DRAM_Controller1|Add1~12_combout ),
	.cout(\DRAM_Controller1|Add1~13 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~12 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \DRAM_Controller1|refresh_count[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[6] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \DRAM_Controller1|Add1~14 (
// Equation(s):
// \DRAM_Controller1|Add1~14_combout  = (\DRAM_Controller1|refresh_count [7] & (!\DRAM_Controller1|Add1~13 )) # (!\DRAM_Controller1|refresh_count [7] & ((\DRAM_Controller1|Add1~13 ) # (GND)))
// \DRAM_Controller1|Add1~15  = CARRY((!\DRAM_Controller1|Add1~13 ) # (!\DRAM_Controller1|refresh_count [7]))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~13 ),
	.combout(\DRAM_Controller1|Add1~14_combout ),
	.cout(\DRAM_Controller1|Add1~15 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~14 .lut_mask = 16'h3C3F;
defparam \DRAM_Controller1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~2 (
// Equation(s):
// \DRAM_Controller1|refresh_count~2_combout  = (!\DRAM_Controller1|Equal0~2_combout  & \DRAM_Controller1|Add1~14_combout )

	.dataa(\DRAM_Controller1|Equal0~2_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~2 .lut_mask = 16'h5050;
defparam \DRAM_Controller1|refresh_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \DRAM_Controller1|refresh_count[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[7] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \DRAM_Controller1|Equal0~1 (
// Equation(s):
// \DRAM_Controller1|Equal0~1_combout  = (!\DRAM_Controller1|refresh_count [4] & (!\DRAM_Controller1|refresh_count [5] & (!\DRAM_Controller1|refresh_count [6] & \DRAM_Controller1|refresh_count [7])))

	.dataa(\DRAM_Controller1|refresh_count [4]),
	.datab(\DRAM_Controller1|refresh_count [5]),
	.datac(\DRAM_Controller1|refresh_count [6]),
	.datad(\DRAM_Controller1|refresh_count [7]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~1 .lut_mask = 16'h0100;
defparam \DRAM_Controller1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \DRAM_Controller1|Add1~16 (
// Equation(s):
// \DRAM_Controller1|Add1~16_combout  = (\DRAM_Controller1|refresh_count [8] & (\DRAM_Controller1|Add1~15  $ (GND))) # (!\DRAM_Controller1|refresh_count [8] & (!\DRAM_Controller1|Add1~15  & VCC))
// \DRAM_Controller1|Add1~17  = CARRY((\DRAM_Controller1|refresh_count [8] & !\DRAM_Controller1|Add1~15 ))

	.dataa(gnd),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DRAM_Controller1|Add1~15 ),
	.combout(\DRAM_Controller1|Add1~16_combout ),
	.cout(\DRAM_Controller1|Add1~17 ));
// synopsys translate_off
defparam \DRAM_Controller1|Add1~16 .lut_mask = 16'hC30C;
defparam \DRAM_Controller1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \DRAM_Controller1|refresh_count~3 (
// Equation(s):
// \DRAM_Controller1|refresh_count~3_combout  = (!\DRAM_Controller1|Equal0~2_combout  & \DRAM_Controller1|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal0~2_combout ),
	.datad(\DRAM_Controller1|Add1~16_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|refresh_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count~3 .lut_mask = 16'h0F00;
defparam \DRAM_Controller1|refresh_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \DRAM_Controller1|refresh_count[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|refresh_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[8] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \DRAM_Controller1|Add1~18 (
// Equation(s):
// \DRAM_Controller1|Add1~18_combout  = \DRAM_Controller1|refresh_count [9] $ (\DRAM_Controller1|Add1~17 )

	.dataa(\DRAM_Controller1|refresh_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DRAM_Controller1|Add1~17 ),
	.combout(\DRAM_Controller1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Add1~18 .lut_mask = 16'h5A5A;
defparam \DRAM_Controller1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \DRAM_Controller1|refresh_count[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|refresh_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|refresh_count[9] .is_wysiwyg = "true";
defparam \DRAM_Controller1|refresh_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \DRAM_Controller1|Equal0~0 (
// Equation(s):
// \DRAM_Controller1|Equal0~0_combout  = (!\DRAM_Controller1|refresh_count [1] & (\DRAM_Controller1|refresh_count [2] & (\DRAM_Controller1|refresh_count [0] & !\DRAM_Controller1|refresh_count [3])))

	.dataa(\DRAM_Controller1|refresh_count [1]),
	.datab(\DRAM_Controller1|refresh_count [2]),
	.datac(\DRAM_Controller1|refresh_count [0]),
	.datad(\DRAM_Controller1|refresh_count [3]),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~0 .lut_mask = 16'h0040;
defparam \DRAM_Controller1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \DRAM_Controller1|Equal0~2 (
// Equation(s):
// \DRAM_Controller1|Equal0~2_combout  = (\DRAM_Controller1|Equal0~1_combout  & (\DRAM_Controller1|refresh_count [8] & (!\DRAM_Controller1|refresh_count [9] & \DRAM_Controller1|Equal0~0_combout )))

	.dataa(\DRAM_Controller1|Equal0~1_combout ),
	.datab(\DRAM_Controller1|refresh_count [8]),
	.datac(\DRAM_Controller1|refresh_count [9]),
	.datad(\DRAM_Controller1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Equal0~2 .lut_mask = 16'h0800;
defparam \DRAM_Controller1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \DRAM_Controller1|Selector18~0 (
// Equation(s):
// \DRAM_Controller1|Selector18~0_combout  = (\DRAM_Controller1|state.s_startup~q  & ((\DRAM_Controller1|pending_refresh~q  & (!\DRAM_Controller1|state.s_idle~q )) # (!\DRAM_Controller1|pending_refresh~q  & ((\DRAM_Controller1|Equal0~2_combout )))))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(\DRAM_Controller1|pending_refresh~q ),
	.datad(\DRAM_Controller1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector18~0 .lut_mask = 16'h4C40;
defparam \DRAM_Controller1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \DRAM_Controller1|pending_refresh (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|pending_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|pending_refresh .is_wysiwyg = "true";
defparam \DRAM_Controller1|pending_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \DRAM_Controller1|Selector23~0 (
// Equation(s):
// \DRAM_Controller1|Selector23~0_combout  = (\DRAM_Controller1|pending_refresh~q  & \DRAM_Controller1|state.s_idle~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|pending_refresh~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector23~0 .lut_mask = 16'hCC00;
defparam \DRAM_Controller1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \DRAM_Controller1|state.s_idle_in_6 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_6 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \DRAM_Controller1|state~49 (
// Equation(s):
// \DRAM_Controller1|state~49_combout  = (\DRAM_Controller1|state.s_idle_in_6~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(\DRAM_Controller1|state.s_idle_in_6~q ),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~49_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~49 .lut_mask = 16'h00CC;
defparam \DRAM_Controller1|state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \DRAM_Controller1|state.s_idle_in_5 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_5 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \DRAM_Controller1|state~48 (
// Equation(s):
// \DRAM_Controller1|state~48_combout  = (\DRAM_Controller1|state.s_idle_in_5~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_5~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~48_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~48 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \DRAM_Controller1|state.s_idle_in_4 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_4 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \DRAM_Controller1|state~47 (
// Equation(s):
// \DRAM_Controller1|state~47_combout  = (\DRAM_Controller1|state.s_idle_in_4~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_4~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~47_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~47 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \DRAM_Controller1|state.s_idle_in_3 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_3 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \DRAM_Controller1|state~46 (
// Equation(s):
// \DRAM_Controller1|state~46_combout  = (\DRAM_Controller1|state.s_idle_in_3~q  & !\restart_system~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_idle_in_3~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~46_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~46 .lut_mask = 16'h00F0;
defparam \DRAM_Controller1|state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \DRAM_Controller1|state.s_idle_in_2 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_2 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \DRAM_Controller1|state~45 (
// Equation(s):
// \DRAM_Controller1|state~45_combout  = (\DRAM_Controller1|state.s_idle_in_2~q  & !\restart_system~q )

	.dataa(\DRAM_Controller1|state.s_idle_in_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|state~45_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|state~45 .lut_mask = 16'h00AA;
defparam \DRAM_Controller1|state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \DRAM_Controller1|state.s_idle_in_1 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle_in_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle_in_1 .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle_in_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \DRAM_Controller1|Selector29~0 (
// Equation(s):
// \DRAM_Controller1|Selector29~0_combout  = (\DRAM_Controller1|state.s_idle_in_1~q ) # ((!\DRAM_Controller1|pending_refresh~q  & \DRAM_Controller1|state.s_idle~q ))

	.dataa(\DRAM_Controller1|state.s_idle_in_1~q ),
	.datab(\DRAM_Controller1|pending_refresh~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|state.s_idle~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~0 .lut_mask = 16'hBBAA;
defparam \DRAM_Controller1|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \DRAM_Controller1|Selector29~1 (
// Equation(s):
// \DRAM_Controller1|Selector29~1_combout  = (\DRAM_Controller1|Selector29~0_combout ) # ((!\DRAM_Controller1|state.s_startup~q  & \DRAM_Controller1|Equal5~0_combout ))

	.dataa(\DRAM_Controller1|state.s_startup~q ),
	.datab(gnd),
	.datac(\DRAM_Controller1|Equal5~0_combout ),
	.datad(\DRAM_Controller1|Selector29~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector29~1 .lut_mask = 16'hFF50;
defparam \DRAM_Controller1|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \DRAM_Controller1|state.s_idle (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\restart_system~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|state.s_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|state.s_idle .is_wysiwyg = "true";
defparam \DRAM_Controller1|state.s_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \DRAM_Controller1|Selector1~0 (
// Equation(s):
// \DRAM_Controller1|Selector1~0_combout  = (\DRAM_Controller1|state.s_idle~q  & ((\DRAM_Controller1|pending_refresh~q ))) # (!\DRAM_Controller1|state.s_idle~q  & (!\DRAM_Controller1|state.s_startup~q ))

	.dataa(\DRAM_Controller1|state.s_idle~q ),
	.datab(\DRAM_Controller1|state.s_startup~q ),
	.datac(gnd),
	.datad(\DRAM_Controller1|pending_refresh~q ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~0 .lut_mask = 16'hBB11;
defparam \DRAM_Controller1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \DRAM_Controller1|Selector1~1 (
// Equation(s):
// \DRAM_Controller1|Selector1~1_combout  = (\DRAM_Controller1|Selector1~0_combout  & (((\DRAM_Controller1|state.s_startup~q ) # (!\DRAM_Controller1|Selector2~0_combout )) # (!\DRAM_Controller1|Equal4~0_combout )))

	.dataa(\DRAM_Controller1|Selector1~0_combout ),
	.datab(\DRAM_Controller1|Equal4~0_combout ),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector1~1 .lut_mask = 16'hA2AA;
defparam \DRAM_Controller1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \DRAM_Controller1|iob_command[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \DRAM_Controller1|iob_command~0 (
// Equation(s):
// \DRAM_Controller1|iob_command~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & \DRAM_Controller1|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_command~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_command~0 .lut_mask = 16'h0F00;
defparam \DRAM_Controller1|iob_command~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \DRAM_Controller1|Selector0~0 (
// Equation(s):
// \DRAM_Controller1|Selector0~0_combout  = (\DRAM_Controller1|Selector1~0_combout  & (((!\DRAM_Controller1|Selector2~0_combout ) # (!\DRAM_Controller1|Equal1~2_combout )) # (!\DRAM_Controller1|iob_command~0_combout )))

	.dataa(\DRAM_Controller1|Selector1~0_combout ),
	.datab(\DRAM_Controller1|iob_command~0_combout ),
	.datac(\DRAM_Controller1|Equal1~2_combout ),
	.datad(\DRAM_Controller1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector0~0 .lut_mask = 16'h2AAA;
defparam \DRAM_Controller1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \DRAM_Controller1|iob_command[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_command[2] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \DRAM_Controller1|Selector15~0 (
// Equation(s):
// \DRAM_Controller1|Selector15~0_combout  = (!\DRAM_Controller1|state.s_startup~q  & !\DRAM_Controller1|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(\DRAM_Controller1|Equal4~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector15~0 .lut_mask = 16'h000F;
defparam \DRAM_Controller1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \DRAM_Controller1|iob_address[0]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_address[0]~feeder_combout  = \DRAM_Controller1|Selector15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_Controller1|Selector15~0_combout ),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_Controller1|iob_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N25
dffeas \DRAM_Controller1|iob_address[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \DRAM_Controller1|iob_address[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[5] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \DRAM_Controller1|Selector5~0 (
// Equation(s):
// \DRAM_Controller1|Selector5~0_combout  = (!\DRAM_Controller1|Equal1~2_combout  & !\DRAM_Controller1|state.s_startup~q )

	.dataa(\DRAM_Controller1|Equal1~2_combout ),
	.datab(gnd),
	.datac(\DRAM_Controller1|state.s_startup~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|Selector5~0 .lut_mask = 16'h0505;
defparam \DRAM_Controller1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \DRAM_Controller1|iob_address[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_address[10] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y1_N28
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[1]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1]~feeder .lut_mask = 16'hFFFF;
defparam \DRAM_Controller1|iob_dqm[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \DRAM_Controller1|iob_dqm[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[1] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \DRAM_Controller1|iob_dqm[0]~feeder (
// Equation(s):
// \DRAM_Controller1|iob_dqm[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_Controller1|iob_dqm[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0]~feeder .lut_mask = 16'hFFFF;
defparam \DRAM_Controller1|iob_dqm[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N29
dffeas \DRAM_Controller1|iob_dqm[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_Controller1|iob_dqm[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_Controller1|iob_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_Controller1|iob_dqm[0] .is_wysiwyg = "true";
defparam \DRAM_Controller1|iob_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[0]~10 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[0]~10_combout  = \UART_Controller1|tx_baud_counter [0] $ (VCC)
// \UART_Controller1|tx_baud_counter[0]~11  = CARRY(\UART_Controller1|tx_baud_counter [0])

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.cout(\UART_Controller1|tx_baud_counter[0]~11 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0]~10 .lut_mask = 16'h33CC;
defparam \UART_Controller1|tx_baud_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[1]~18 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[1]~18_combout  = (\restart_system~q ) # (!\UART_Controller1|Equal4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\restart_system~q ),
	.datad(\UART_Controller1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1]~18 .lut_mask = 16'hF0FF;
defparam \UART_Controller1|tx_baud_counter[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \UART_Controller1|tx_baud_counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[0] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[1]~12 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[1]~12_combout  = (\UART_Controller1|tx_baud_counter [1] & (!\UART_Controller1|tx_baud_counter[0]~11 )) # (!\UART_Controller1|tx_baud_counter [1] & ((\UART_Controller1|tx_baud_counter[0]~11 ) # (GND)))
// \UART_Controller1|tx_baud_counter[1]~13  = CARRY((!\UART_Controller1|tx_baud_counter[0]~11 ) # (!\UART_Controller1|tx_baud_counter [1]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[0]~11 ),
	.combout(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.cout(\UART_Controller1|tx_baud_counter[1]~13 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1]~12 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \UART_Controller1|tx_baud_counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[1] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[2]~14 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[2]~14_combout  = (\UART_Controller1|tx_baud_counter [2] & (\UART_Controller1|tx_baud_counter[1]~13  $ (GND))) # (!\UART_Controller1|tx_baud_counter [2] & (!\UART_Controller1|tx_baud_counter[1]~13  & VCC))
// \UART_Controller1|tx_baud_counter[2]~15  = CARRY((\UART_Controller1|tx_baud_counter [2] & !\UART_Controller1|tx_baud_counter[1]~13 ))

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[1]~13 ),
	.combout(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.cout(\UART_Controller1|tx_baud_counter[2]~15 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2]~14 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \UART_Controller1|tx_baud_counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[2] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[3]~16 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[3]~16_combout  = (\UART_Controller1|tx_baud_counter [3] & (!\UART_Controller1|tx_baud_counter[2]~15 )) # (!\UART_Controller1|tx_baud_counter [3] & ((\UART_Controller1|tx_baud_counter[2]~15 ) # (GND)))
// \UART_Controller1|tx_baud_counter[3]~17  = CARRY((!\UART_Controller1|tx_baud_counter[2]~15 ) # (!\UART_Controller1|tx_baud_counter [3]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[2]~15 ),
	.combout(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.cout(\UART_Controller1|tx_baud_counter[3]~17 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \UART_Controller1|tx_baud_counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[3] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \UART_Controller1|Equal4~0 (
// Equation(s):
// \UART_Controller1|Equal4~0_combout  = (((\UART_Controller1|tx_baud_counter [3]) # (!\UART_Controller1|tx_baud_counter [0])) # (!\UART_Controller1|tx_baud_counter [1])) # (!\UART_Controller1|tx_baud_counter [2])

	.dataa(\UART_Controller1|tx_baud_counter [2]),
	.datab(\UART_Controller1|tx_baud_counter [1]),
	.datac(\UART_Controller1|tx_baud_counter [3]),
	.datad(\UART_Controller1|tx_baud_counter [0]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~0 .lut_mask = 16'hF7FF;
defparam \UART_Controller1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[4]~19 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[4]~19_combout  = (\UART_Controller1|tx_baud_counter [4] & (\UART_Controller1|tx_baud_counter[3]~17  $ (GND))) # (!\UART_Controller1|tx_baud_counter [4] & (!\UART_Controller1|tx_baud_counter[3]~17  & VCC))
// \UART_Controller1|tx_baud_counter[4]~20  = CARRY((\UART_Controller1|tx_baud_counter [4] & !\UART_Controller1|tx_baud_counter[3]~17 ))

	.dataa(\UART_Controller1|tx_baud_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[3]~17 ),
	.combout(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.cout(\UART_Controller1|tx_baud_counter[4]~20 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4]~19 .lut_mask = 16'hA50A;
defparam \UART_Controller1|tx_baud_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \UART_Controller1|tx_baud_counter[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[4] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[5]~21 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[5]~21_combout  = (\UART_Controller1|tx_baud_counter [5] & (!\UART_Controller1|tx_baud_counter[4]~20 )) # (!\UART_Controller1|tx_baud_counter [5] & ((\UART_Controller1|tx_baud_counter[4]~20 ) # (GND)))
// \UART_Controller1|tx_baud_counter[5]~22  = CARRY((!\UART_Controller1|tx_baud_counter[4]~20 ) # (!\UART_Controller1|tx_baud_counter [5]))

	.dataa(\UART_Controller1|tx_baud_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[4]~20 ),
	.combout(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.cout(\UART_Controller1|tx_baud_counter[5]~22 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5]~21 .lut_mask = 16'h5A5F;
defparam \UART_Controller1|tx_baud_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \UART_Controller1|tx_baud_counter[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[5] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[6]~23 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[6]~23_combout  = (\UART_Controller1|tx_baud_counter [6] & (\UART_Controller1|tx_baud_counter[5]~22  $ (GND))) # (!\UART_Controller1|tx_baud_counter [6] & (!\UART_Controller1|tx_baud_counter[5]~22  & VCC))
// \UART_Controller1|tx_baud_counter[6]~24  = CARRY((\UART_Controller1|tx_baud_counter [6] & !\UART_Controller1|tx_baud_counter[5]~22 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[5]~22 ),
	.combout(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.cout(\UART_Controller1|tx_baud_counter[6]~24 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6]~23 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \UART_Controller1|tx_baud_counter[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[6] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[7]~25 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[7]~25_combout  = (\UART_Controller1|tx_baud_counter [7] & (!\UART_Controller1|tx_baud_counter[6]~24 )) # (!\UART_Controller1|tx_baud_counter [7] & ((\UART_Controller1|tx_baud_counter[6]~24 ) # (GND)))
// \UART_Controller1|tx_baud_counter[7]~26  = CARRY((!\UART_Controller1|tx_baud_counter[6]~24 ) # (!\UART_Controller1|tx_baud_counter [7]))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[6]~24 ),
	.combout(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.cout(\UART_Controller1|tx_baud_counter[7]~26 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7]~25 .lut_mask = 16'h3C3F;
defparam \UART_Controller1|tx_baud_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \UART_Controller1|tx_baud_counter[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[7] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[8]~27 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[8]~27_combout  = (\UART_Controller1|tx_baud_counter [8] & (\UART_Controller1|tx_baud_counter[7]~26  $ (GND))) # (!\UART_Controller1|tx_baud_counter [8] & (!\UART_Controller1|tx_baud_counter[7]~26  & VCC))
// \UART_Controller1|tx_baud_counter[8]~28  = CARRY((\UART_Controller1|tx_baud_counter [8] & !\UART_Controller1|tx_baud_counter[7]~26 ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Controller1|tx_baud_counter[7]~26 ),
	.combout(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.cout(\UART_Controller1|tx_baud_counter[8]~28 ));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8]~27 .lut_mask = 16'hC30C;
defparam \UART_Controller1|tx_baud_counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \UART_Controller1|tx_baud_counter[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[8] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \UART_Controller1|tx_baud_counter[9]~29 (
// Equation(s):
// \UART_Controller1|tx_baud_counter[9]~29_combout  = \UART_Controller1|tx_baud_counter[8]~28  $ (\UART_Controller1|tx_baud_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|tx_baud_counter [9]),
	.cin(\UART_Controller1|tx_baud_counter[8]~28 ),
	.combout(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9]~29 .lut_mask = 16'h0FF0;
defparam \UART_Controller1|tx_baud_counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \UART_Controller1|tx_baud_counter[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_Controller1|tx_baud_counter[1]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_counter[9] .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \UART_Controller1|Equal4~1 (
// Equation(s):
// \UART_Controller1|Equal4~1_combout  = ((\UART_Controller1|tx_baud_counter [7]) # ((!\UART_Controller1|tx_baud_counter [4]) # (!\UART_Controller1|tx_baud_counter [6]))) # (!\UART_Controller1|tx_baud_counter [5])

	.dataa(\UART_Controller1|tx_baud_counter [5]),
	.datab(\UART_Controller1|tx_baud_counter [7]),
	.datac(\UART_Controller1|tx_baud_counter [6]),
	.datad(\UART_Controller1|tx_baud_counter [4]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~1 .lut_mask = 16'hDFFF;
defparam \UART_Controller1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \UART_Controller1|Equal4~2 (
// Equation(s):
// \UART_Controller1|Equal4~2_combout  = (\UART_Controller1|Equal4~0_combout ) # ((\UART_Controller1|tx_baud_counter [9]) # ((\UART_Controller1|Equal4~1_combout ) # (!\UART_Controller1|tx_baud_counter [8])))

	.dataa(\UART_Controller1|Equal4~0_combout ),
	.datab(\UART_Controller1|tx_baud_counter [9]),
	.datac(\UART_Controller1|Equal4~1_combout ),
	.datad(\UART_Controller1|tx_baud_counter [8]),
	.cin(gnd),
	.combout(\UART_Controller1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|Equal4~2 .lut_mask = 16'hFEFF;
defparam \UART_Controller1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \UART_Controller1|tx_baud_tick~0 (
// Equation(s):
// \UART_Controller1|tx_baud_tick~0_combout  = (!\restart_system~q  & !\UART_Controller1|Equal4~2_combout )

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|tx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick~0 .lut_mask = 16'h0055;
defparam \UART_Controller1|tx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \UART_Controller1|tx_baud_tick (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|tx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|tx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|tx_baud_tick .is_wysiwyg = "true";
defparam \UART_Controller1|tx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~11 (
// Equation(s):
// \UART_Controller1|uart_tx_state~11_combout  = (\UART_Controller1|uart_tx_state.tx_send_stop_bit~q  & \UART_Controller1|tx_baud_tick~q )

	.dataa(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datab(gnd),
	.datac(\UART_Controller1|tx_baud_tick~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~11 .lut_mask = 16'hA0A0;
defparam \UART_Controller1|uart_tx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~12 (
// Equation(s):
// \UART_Controller1|uart_tx_state~12_combout  = (!\restart_system~q  & (!\UART_Controller1|uart_tx_state~11_combout  & (\UART_Controller1|uart_tx_state.tx_send_data~q  & !\UART_Controller1|uart_tx_state~9_combout )))

	.dataa(\restart_system~q ),
	.datab(\UART_Controller1|uart_tx_state~11_combout ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~12 .lut_mask = 16'h0010;
defparam \UART_Controller1|uart_tx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \UART_Controller1|uart_tx_state.tx_send_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~3 (
// Equation(s):
// \UART_Controller1|uart_tx_count~3_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (!\UART_Controller1|uart_tx_state~8_combout  & (!\UART_Controller1|uart_tx_count [0] & !\restart_system~q )))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|uart_tx_state~8_combout ),
	.datac(\UART_Controller1|uart_tx_count [0]),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~3 .lut_mask = 16'h0002;
defparam \UART_Controller1|uart_tx_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~2 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~2_combout  = (\restart_system~q ) # ((\UART_Controller1|tx_baud_tick~q  & \UART_Controller1|uart_tx_state.tx_send_data~q ))

	.dataa(gnd),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\restart_system~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~2 .lut_mask = 16'hFFC0;
defparam \UART_Controller1|uart_tx_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \UART_Controller1|uart_tx_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \UART_Controller1|uart_tx_count[0]~0 (
// Equation(s):
// \UART_Controller1|uart_tx_count[0]~0_combout  = (!\restart_system~q  & (\UART_Controller1|uart_tx_state.tx_send_data~q  & !\UART_Controller1|uart_tx_state~8_combout ))

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[0]~0 .lut_mask = 16'h0050;
defparam \UART_Controller1|uart_tx_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~4 (
// Equation(s):
// \UART_Controller1|uart_tx_count~4_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout  & (\UART_Controller1|uart_tx_count [0] $ (\UART_Controller1|uart_tx_count [1])))

	.dataa(\UART_Controller1|uart_tx_count [0]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [1]),
	.datad(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~4 .lut_mask = 16'h5A00;
defparam \UART_Controller1|uart_tx_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \UART_Controller1|uart_tx_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[1] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \UART_Controller1|uart_tx_count~1 (
// Equation(s):
// \UART_Controller1|uart_tx_count~1_combout  = (\UART_Controller1|uart_tx_count[0]~0_combout  & (\UART_Controller1|uart_tx_count [2] $ (((\UART_Controller1|uart_tx_count [1] & \UART_Controller1|uart_tx_count [0])))))

	.dataa(\UART_Controller1|uart_tx_count [1]),
	.datab(\UART_Controller1|uart_tx_count[0]~0_combout ),
	.datac(\UART_Controller1|uart_tx_count [2]),
	.datad(\UART_Controller1|uart_tx_count [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count~1 .lut_mask = 16'h48C0;
defparam \UART_Controller1|uart_tx_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \UART_Controller1|uart_tx_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Controller1|uart_tx_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_count[2] .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~8 (
// Equation(s):
// \UART_Controller1|uart_tx_state~8_combout  = (\UART_Controller1|uart_tx_count [1] & (\UART_Controller1|uart_tx_count [2] & \UART_Controller1|uart_tx_count [0]))

	.dataa(\UART_Controller1|uart_tx_count [1]),
	.datab(gnd),
	.datac(\UART_Controller1|uart_tx_count [2]),
	.datad(\UART_Controller1|uart_tx_count [0]),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~8 .lut_mask = 16'hA000;
defparam \UART_Controller1|uart_tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~9 (
// Equation(s):
// \UART_Controller1|uart_tx_state~9_combout  = (\UART_Controller1|uart_tx_state.tx_send_data~q  & (\UART_Controller1|tx_baud_tick~q  & \UART_Controller1|uart_tx_state~8_combout ))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(gnd),
	.datad(\UART_Controller1|uart_tx_state~8_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~9 .lut_mask = 16'h8800;
defparam \UART_Controller1|uart_tx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \UART_Controller1|uart_tx_state~10 (
// Equation(s):
// \UART_Controller1|uart_tx_state~10_combout  = (!\restart_system~q  & ((\UART_Controller1|uart_tx_state~9_combout ) # ((!\UART_Controller1|tx_baud_tick~q  & \UART_Controller1|uart_tx_state.tx_send_stop_bit~q ))))

	.dataa(\restart_system~q ),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datad(\UART_Controller1|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state~10 .lut_mask = 16'h5510;
defparam \UART_Controller1|uart_tx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \UART_Controller1|uart_tx_state.tx_send_stop_bit (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_state.tx_send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~0 (
// Equation(s):
// \UART_Controller1|uart_tx_data~0_combout  = (\UART_Controller1|tx_baud_tick~q  & ((\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ) # ((!\UART_Controller1|uart_tx_state.tx_send_data~q  & !\UART_Controller1|uart_tx_data~q )))) # 
// (!\UART_Controller1|tx_baud_tick~q  & (((!\UART_Controller1|uart_tx_data~q ))))

	.dataa(\UART_Controller1|uart_tx_state.tx_send_stop_bit~q ),
	.datab(\UART_Controller1|tx_baud_tick~q ),
	.datac(\UART_Controller1|uart_tx_state.tx_send_data~q ),
	.datad(\UART_Controller1|uart_tx_data~q ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~0 .lut_mask = 16'h88BF;
defparam \UART_Controller1|uart_tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \UART_Controller1|uart_tx_data~1 (
// Equation(s):
// \UART_Controller1|uart_tx_data~1_combout  = (!\restart_system~q  & !\UART_Controller1|uart_tx_data~0_combout )

	.dataa(\restart_system~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Controller1|uart_tx_data~0_combout ),
	.cin(gnd),
	.combout(\UART_Controller1|uart_tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data~1 .lut_mask = 16'h0055;
defparam \UART_Controller1|uart_tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \UART_Controller1|uart_tx_data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Controller1|uart_tx_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Controller1|uart_tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Controller1|uart_tx_data .is_wysiwyg = "true";
defparam \UART_Controller1|uart_tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector48~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector48~0_combout  = (\FLASHMEM_Controller1|state.s_reset_done~q ) # ((!\FLASHMEM_Controller1|iob_flash_cs~q  & ((\FLASHMEM_Controller1|state.s_idle~q ) # (!\FLASHMEM_Controller1|state.s_wait_reset~q ))))

	.dataa(\FLASHMEM_Controller1|state.s_wait_reset~q ),
	.datab(\FLASHMEM_Controller1|state.s_idle~q ),
	.datac(\FLASHMEM_Controller1|state.s_reset_done~q ),
	.datad(\FLASHMEM_Controller1|iob_flash_cs~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector48~0 .lut_mask = 16'hF0FD;
defparam \FLASHMEM_Controller1|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector48~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector48~1_combout  = (!\FLASHMEM_Controller1|Selector48~0_combout  & (((!\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & \FLASHMEM_Controller1|iob_flash_cs~q )) # (!\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datac(\FLASHMEM_Controller1|iob_flash_cs~q ),
	.datad(\FLASHMEM_Controller1|Selector48~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector48~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector48~1 .lut_mask = 16'h0075;
defparam \FLASHMEM_Controller1|Selector48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \FLASHMEM_Controller1|iob_flash_cs (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector48~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|iob_flash_cs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|iob_flash_cs .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|iob_flash_cs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector4~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector4~2_combout  = (!\FLASHMEM_Controller1|Selector4~0_combout  & ((!\FLASHMEM_Controller1|Equal1~0_combout ) # (!\FLASHMEM_Controller1|Selector2~0_combout )))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|Selector2~0_combout ),
	.datac(\FLASHMEM_Controller1|Selector4~0_combout ),
	.datad(\FLASHMEM_Controller1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector4~2 .lut_mask = 16'h030F;
defparam \FLASHMEM_Controller1|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector5~1 (
// Equation(s):
// \FLASHMEM_Controller1|Selector5~1_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_data~q ) # ((\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ) # ((\FLASHMEM_Controller1|trans_state.s_trans_addr~q ) # 
// (!\FLASHMEM_Controller1|trans_state.s_trans_null~q )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector5~1 .lut_mask = 16'hFFEF;
defparam \FLASHMEM_Controller1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector5~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector5~2_combout  = (\FLASHMEM_Controller1|Selector5~0_combout ) # (((\FLASHMEM_Controller1|sck_sched_fall~q  & \FLASHMEM_Controller1|Selector5~1_combout )) # (!\FLASHMEM_Controller1|Selector4~2_combout ))

	.dataa(\FLASHMEM_Controller1|Selector5~0_combout ),
	.datab(\FLASHMEM_Controller1|Selector4~2_combout ),
	.datac(\FLASHMEM_Controller1|sck_sched_fall~q ),
	.datad(\FLASHMEM_Controller1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector5~2 .lut_mask = 16'hFBBB;
defparam \FLASHMEM_Controller1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \FLASHMEM_Controller1|sck_sched_fall (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|sck_sched_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_sched_fall .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|sck_sched_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|sck_en_fall~0 (
// Equation(s):
// \FLASHMEM_Controller1|sck_en_fall~0_combout  = !\FLASHMEM_Controller1|sck_sched_fall~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|sck_sched_fall~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|sck_en_fall~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_en_fall~0 .lut_mask = 16'h00FF;
defparam \FLASHMEM_Controller1|sck_en_fall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \FLASHMEM_Controller1|sck_en_fall (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|sck_en_fall~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|sck_en_fall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_en_fall .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|sck_en_fall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector38~0 (
// Equation(s):
// \FLASHMEM_Controller1|Selector38~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & ((\FLASHMEM_Controller1|Equal0~0_combout ) # ((\FLASHMEM_Controller1|sck_en~q )))) # (!\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & 
// (((\FLASHMEM_Controller1|sck_en~q  & !\FLASHMEM_Controller1|trans_state.s_trans_finish~q ))))

	.dataa(\FLASHMEM_Controller1|Equal0~0_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(\FLASHMEM_Controller1|sck_en~q ),
	.datad(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector38~0 .lut_mask = 16'hC8F8;
defparam \FLASHMEM_Controller1|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \FLASHMEM_Controller1|sck_en (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|sck_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck_en .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|sck_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|sck~0 (
// Equation(s):
// \FLASHMEM_Controller1|sck~0_combout  = (\FLASHMEM_Controller1|sck_en_fall~q  & (\CLK~input_o  & \FLASHMEM_Controller1|sck_en~q ))

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|sck_en_fall~q ),
	.datac(\CLK~input_o ),
	.datad(\FLASHMEM_Controller1|sck_en~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|sck~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|sck~0 .lut_mask = 16'hC000;
defparam \FLASHMEM_Controller1|sck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[0]~21 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[0]~21_combout  = \UART_Link1|fmem_pages_loaded [0] $ (((!\UART_Link1|load_mem_fsm~q  & \UART_Link1|data_buffer[16]~0_combout )))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(\UART_Link1|fmem_pages_loaded [0]),
	.datad(\UART_Link1|data_buffer[16]~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_pages_loaded[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[0]~21 .lut_mask = 16'hA5F0;
defparam \UART_Link1|fmem_pages_loaded[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \UART_Link1|fmem_pages_loaded[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[0] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[1]~22 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[1]~22_combout  = (\UART_Link1|fmem_pages_loaded [1] & (\UART_Link1|fmem_pages_loaded [0] $ (VCC))) # (!\UART_Link1|fmem_pages_loaded [1] & (\UART_Link1|fmem_pages_loaded [0] & VCC))
// \UART_Link1|fmem_pages_loaded[1]~23  = CARRY((\UART_Link1|fmem_pages_loaded [1] & \UART_Link1|fmem_pages_loaded [0]))

	.dataa(\UART_Link1|fmem_pages_loaded [1]),
	.datab(\UART_Link1|fmem_pages_loaded [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_Link1|fmem_pages_loaded[1]~22_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[1]~23 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[1]~22 .lut_mask = 16'h6688;
defparam \UART_Link1|fmem_pages_loaded[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cycloneive_lcell_comb \UART_Link1|data_buffer[23]~3 (
// Equation(s):
// \UART_Link1|data_buffer[23]~3_combout  = (\UART_Link1|data_buffer[16]~0_combout  & !\UART_Link1|load_mem_fsm~q )

	.dataa(\UART_Link1|data_buffer[16]~0_combout ),
	.datab(gnd),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[23]~3 .lut_mask = 16'h0A0A;
defparam \UART_Link1|data_buffer[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \UART_Link1|fmem_pages_loaded[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[1] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[2]~24 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[2]~24_combout  = (\UART_Link1|fmem_pages_loaded [2] & (!\UART_Link1|fmem_pages_loaded[1]~23 )) # (!\UART_Link1|fmem_pages_loaded [2] & ((\UART_Link1|fmem_pages_loaded[1]~23 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[2]~25  = CARRY((!\UART_Link1|fmem_pages_loaded[1]~23 ) # (!\UART_Link1|fmem_pages_loaded [2]))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[1]~23 ),
	.combout(\UART_Link1|fmem_pages_loaded[2]~24_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[2]~25 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[2]~24 .lut_mask = 16'h3C3F;
defparam \UART_Link1|fmem_pages_loaded[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N15
dffeas \UART_Link1|fmem_pages_loaded[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[2] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[3]~26 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[3]~26_combout  = (\UART_Link1|fmem_pages_loaded [3] & (\UART_Link1|fmem_pages_loaded[2]~25  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [3] & (!\UART_Link1|fmem_pages_loaded[2]~25  & VCC))
// \UART_Link1|fmem_pages_loaded[3]~27  = CARRY((\UART_Link1|fmem_pages_loaded [3] & !\UART_Link1|fmem_pages_loaded[2]~25 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[2]~25 ),
	.combout(\UART_Link1|fmem_pages_loaded[3]~26_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[3]~27 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[3]~26 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \UART_Link1|fmem_pages_loaded[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[3] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[4]~28 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[4]~28_combout  = (\UART_Link1|fmem_pages_loaded [4] & (!\UART_Link1|fmem_pages_loaded[3]~27 )) # (!\UART_Link1|fmem_pages_loaded [4] & ((\UART_Link1|fmem_pages_loaded[3]~27 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[4]~29  = CARRY((!\UART_Link1|fmem_pages_loaded[3]~27 ) # (!\UART_Link1|fmem_pages_loaded [4]))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[3]~27 ),
	.combout(\UART_Link1|fmem_pages_loaded[4]~28_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[4]~29 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[4]~28 .lut_mask = 16'h3C3F;
defparam \UART_Link1|fmem_pages_loaded[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \UART_Link1|fmem_pages_loaded[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[4] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[5]~30 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[5]~30_combout  = (\UART_Link1|fmem_pages_loaded [5] & (\UART_Link1|fmem_pages_loaded[4]~29  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [5] & (!\UART_Link1|fmem_pages_loaded[4]~29  & VCC))
// \UART_Link1|fmem_pages_loaded[5]~31  = CARRY((\UART_Link1|fmem_pages_loaded [5] & !\UART_Link1|fmem_pages_loaded[4]~29 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[4]~29 ),
	.combout(\UART_Link1|fmem_pages_loaded[5]~30_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[5]~31 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[5]~30 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N21
dffeas \UART_Link1|fmem_pages_loaded[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[5] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[6]~32 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[6]~32_combout  = (\UART_Link1|fmem_pages_loaded [6] & (!\UART_Link1|fmem_pages_loaded[5]~31 )) # (!\UART_Link1|fmem_pages_loaded [6] & ((\UART_Link1|fmem_pages_loaded[5]~31 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[6]~33  = CARRY((!\UART_Link1|fmem_pages_loaded[5]~31 ) # (!\UART_Link1|fmem_pages_loaded [6]))

	.dataa(\UART_Link1|fmem_pages_loaded [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[5]~31 ),
	.combout(\UART_Link1|fmem_pages_loaded[6]~32_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[6]~33 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[6]~32 .lut_mask = 16'h5A5F;
defparam \UART_Link1|fmem_pages_loaded[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \UART_Link1|fmem_pages_loaded[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[6] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[7]~34 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[7]~34_combout  = (\UART_Link1|fmem_pages_loaded [7] & (\UART_Link1|fmem_pages_loaded[6]~33  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [7] & (!\UART_Link1|fmem_pages_loaded[6]~33  & VCC))
// \UART_Link1|fmem_pages_loaded[7]~35  = CARRY((\UART_Link1|fmem_pages_loaded [7] & !\UART_Link1|fmem_pages_loaded[6]~33 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[6]~33 ),
	.combout(\UART_Link1|fmem_pages_loaded[7]~34_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[7]~35 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[7]~34 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \UART_Link1|fmem_pages_loaded[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[7] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[8]~36 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[8]~36_combout  = (\UART_Link1|fmem_pages_loaded [8] & (!\UART_Link1|fmem_pages_loaded[7]~35 )) # (!\UART_Link1|fmem_pages_loaded [8] & ((\UART_Link1|fmem_pages_loaded[7]~35 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[8]~37  = CARRY((!\UART_Link1|fmem_pages_loaded[7]~35 ) # (!\UART_Link1|fmem_pages_loaded [8]))

	.dataa(\UART_Link1|fmem_pages_loaded [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[7]~35 ),
	.combout(\UART_Link1|fmem_pages_loaded[8]~36_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[8]~37 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[8]~36 .lut_mask = 16'h5A5F;
defparam \UART_Link1|fmem_pages_loaded[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N27
dffeas \UART_Link1|fmem_pages_loaded[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[8] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[9]~38 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[9]~38_combout  = (\UART_Link1|fmem_pages_loaded [9] & (\UART_Link1|fmem_pages_loaded[8]~37  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [9] & (!\UART_Link1|fmem_pages_loaded[8]~37  & VCC))
// \UART_Link1|fmem_pages_loaded[9]~39  = CARRY((\UART_Link1|fmem_pages_loaded [9] & !\UART_Link1|fmem_pages_loaded[8]~37 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[8]~37 ),
	.combout(\UART_Link1|fmem_pages_loaded[9]~38_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[9]~39 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[9]~38 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \UART_Link1|fmem_pages_loaded[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[9] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[10]~40 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[10]~40_combout  = (\UART_Link1|fmem_pages_loaded [10] & (!\UART_Link1|fmem_pages_loaded[9]~39 )) # (!\UART_Link1|fmem_pages_loaded [10] & ((\UART_Link1|fmem_pages_loaded[9]~39 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[10]~41  = CARRY((!\UART_Link1|fmem_pages_loaded[9]~39 ) # (!\UART_Link1|fmem_pages_loaded [10]))

	.dataa(\UART_Link1|fmem_pages_loaded [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[9]~39 ),
	.combout(\UART_Link1|fmem_pages_loaded[10]~40_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[10]~41 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[10]~40 .lut_mask = 16'h5A5F;
defparam \UART_Link1|fmem_pages_loaded[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \UART_Link1|fmem_pages_loaded[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[10] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[11]~42 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[11]~42_combout  = (\UART_Link1|fmem_pages_loaded [11] & (\UART_Link1|fmem_pages_loaded[10]~41  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [11] & (!\UART_Link1|fmem_pages_loaded[10]~41  & VCC))
// \UART_Link1|fmem_pages_loaded[11]~43  = CARRY((\UART_Link1|fmem_pages_loaded [11] & !\UART_Link1|fmem_pages_loaded[10]~41 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[10]~41 ),
	.combout(\UART_Link1|fmem_pages_loaded[11]~42_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[11]~43 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[11]~42 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \UART_Link1|fmem_pages_loaded[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[11] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[12]~44 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[12]~44_combout  = (\UART_Link1|fmem_pages_loaded [12] & (!\UART_Link1|fmem_pages_loaded[11]~43 )) # (!\UART_Link1|fmem_pages_loaded [12] & ((\UART_Link1|fmem_pages_loaded[11]~43 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[12]~45  = CARRY((!\UART_Link1|fmem_pages_loaded[11]~43 ) # (!\UART_Link1|fmem_pages_loaded [12]))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[11]~43 ),
	.combout(\UART_Link1|fmem_pages_loaded[12]~44_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[12]~45 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[12]~44 .lut_mask = 16'h3C3F;
defparam \UART_Link1|fmem_pages_loaded[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \UART_Link1|fmem_pages_loaded[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[12] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[13]~46 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[13]~46_combout  = (\UART_Link1|fmem_pages_loaded [13] & (\UART_Link1|fmem_pages_loaded[12]~45  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [13] & (!\UART_Link1|fmem_pages_loaded[12]~45  & VCC))
// \UART_Link1|fmem_pages_loaded[13]~47  = CARRY((\UART_Link1|fmem_pages_loaded [13] & !\UART_Link1|fmem_pages_loaded[12]~45 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[12]~45 ),
	.combout(\UART_Link1|fmem_pages_loaded[13]~46_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[13]~47 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[13]~46 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \UART_Link1|fmem_pages_loaded[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[13] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[14]~48 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[14]~48_combout  = (\UART_Link1|fmem_pages_loaded [14] & (!\UART_Link1|fmem_pages_loaded[13]~47 )) # (!\UART_Link1|fmem_pages_loaded [14] & ((\UART_Link1|fmem_pages_loaded[13]~47 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[14]~49  = CARRY((!\UART_Link1|fmem_pages_loaded[13]~47 ) # (!\UART_Link1|fmem_pages_loaded [14]))

	.dataa(\UART_Link1|fmem_pages_loaded [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[13]~47 ),
	.combout(\UART_Link1|fmem_pages_loaded[14]~48_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[14]~49 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[14]~48 .lut_mask = 16'h5A5F;
defparam \UART_Link1|fmem_pages_loaded[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \UART_Link1|fmem_pages_loaded[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[14] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[15]~50 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[15]~50_combout  = (\UART_Link1|fmem_pages_loaded [15] & (\UART_Link1|fmem_pages_loaded[14]~49  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [15] & (!\UART_Link1|fmem_pages_loaded[14]~49  & VCC))
// \UART_Link1|fmem_pages_loaded[15]~51  = CARRY((\UART_Link1|fmem_pages_loaded [15] & !\UART_Link1|fmem_pages_loaded[14]~49 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[14]~49 ),
	.combout(\UART_Link1|fmem_pages_loaded[15]~50_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[15]~51 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[15]~50 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \UART_Link1|fmem_pages_loaded[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[15] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \UART_Link1|Selector124~0 (
// Equation(s):
// \UART_Link1|Selector124~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [17])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [15])))

	.dataa(\UART_Link1|loadmem_wordcount [17]),
	.datab(\UART_Link1|fmem_pages_loaded [15]),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector124~0 .lut_mask = 16'hACAC;
defparam \UART_Link1|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \UART_Link1|data_buffer[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[17] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[17]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[17]~feeder_combout  = \UART_Link1|data_buffer [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [17]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[17]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[23]~2 (
// Equation(s):
// \UART_Link1|iob_fmem_address[23]~2_combout  = (\UART_Link1|iob_fmem_instruction[0]~4_combout  & ((\UART_Link1|state.s_fmem_write_page~q ) # ((\UART_Link1|state.s_fmem_erase_sector~q ) # (\UART_Link1|state.s_fmem_read_page~q ))))

	.dataa(\UART_Link1|state.s_fmem_write_page~q ),
	.datab(\UART_Link1|state.s_fmem_erase_sector~q ),
	.datac(\UART_Link1|state.s_fmem_read_page~q ),
	.datad(\UART_Link1|iob_fmem_instruction[0]~4_combout ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[23]~2 .lut_mask = 16'hFE00;
defparam \UART_Link1|iob_fmem_address[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \UART_Link1|iob_fmem_address[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[17] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[17]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[17]~feeder_combout  = \UART_Link1|iob_fmem_address [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [17]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[17]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[16]~0 (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[16]~0_combout  = (\FLASHMEM_Controller1|state.s_control~q  & !\FLASHMEM_Controller1|trans_state.s_trans_null~q )

	.dataa(\FLASHMEM_Controller1|state.s_control~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[16]~0 .lut_mask = 16'h0A0A;
defparam \FLASHMEM_Controller1|flash_writebuff[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N19
dffeas \FLASHMEM_Controller1|flash_addr[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[17] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \UART_Link1|Selector125~0 (
// Equation(s):
// \UART_Link1|Selector125~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [16])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [14])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(\UART_Link1|loadmem_wordcount [16]),
	.datad(\UART_Link1|fmem_pages_loaded [14]),
	.cin(gnd),
	.combout(\UART_Link1|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector125~0 .lut_mask = 16'hF5A0;
defparam \UART_Link1|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \UART_Link1|data_buffer[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[16] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[16]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[16]~feeder_combout  = \UART_Link1|data_buffer [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [16]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[16]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N9
dffeas \UART_Link1|iob_fmem_address[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[16] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \FLASHMEM_Controller1|flash_addr[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[16] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[16]~52 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[16]~52_combout  = (\UART_Link1|fmem_pages_loaded [16] & (!\UART_Link1|fmem_pages_loaded[15]~51 )) # (!\UART_Link1|fmem_pages_loaded [16] & ((\UART_Link1|fmem_pages_loaded[15]~51 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[16]~53  = CARRY((!\UART_Link1|fmem_pages_loaded[15]~51 ) # (!\UART_Link1|fmem_pages_loaded [16]))

	.dataa(\UART_Link1|fmem_pages_loaded [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[15]~51 ),
	.combout(\UART_Link1|fmem_pages_loaded[16]~52_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[16]~53 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[16]~52 .lut_mask = 16'h5A5F;
defparam \UART_Link1|fmem_pages_loaded[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \UART_Link1|fmem_pages_loaded[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[16] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \UART_Link1|Selector123~0 (
// Equation(s):
// \UART_Link1|Selector123~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [18])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [16])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|loadmem_wordcount [18]),
	.datac(\UART_Link1|fmem_pages_loaded [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector123~0 .lut_mask = 16'hD8D8;
defparam \UART_Link1|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \UART_Link1|data_buffer[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[18] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[18]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[18]~feeder_combout  = \UART_Link1|data_buffer [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [18]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[18]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \UART_Link1|iob_fmem_address[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[18] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[18]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[18]~feeder_combout  = \UART_Link1|iob_fmem_address [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [18]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[18]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \FLASHMEM_Controller1|flash_addr[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[18] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[17]~54 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[17]~54_combout  = (\UART_Link1|fmem_pages_loaded [17] & (\UART_Link1|fmem_pages_loaded[16]~53  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [17] & (!\UART_Link1|fmem_pages_loaded[16]~53  & VCC))
// \UART_Link1|fmem_pages_loaded[17]~55  = CARRY((\UART_Link1|fmem_pages_loaded [17] & !\UART_Link1|fmem_pages_loaded[16]~53 ))

	.dataa(\UART_Link1|fmem_pages_loaded [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[16]~53 ),
	.combout(\UART_Link1|fmem_pages_loaded[17]~54_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[17]~55 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[17]~54 .lut_mask = 16'hA50A;
defparam \UART_Link1|fmem_pages_loaded[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \UART_Link1|fmem_pages_loaded[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[17] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \UART_Link1|Selector122~0 (
// Equation(s):
// \UART_Link1|Selector122~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [19])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [17])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|loadmem_wordcount [19]),
	.datac(\UART_Link1|fmem_pages_loaded [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector122~0 .lut_mask = 16'hD8D8;
defparam \UART_Link1|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \UART_Link1|data_buffer[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[19] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[19]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[19]~feeder_combout  = \UART_Link1|data_buffer [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [19]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[19]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N27
dffeas \UART_Link1|iob_fmem_address[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[19] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \FLASHMEM_Controller1|flash_addr[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[19] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~10 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~10_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_addr [18]) # ((\FLASHMEM_Controller1|shift_reg_idx [1])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & (((\FLASHMEM_Controller1|flash_addr 
// [19] & !\FLASHMEM_Controller1|shift_reg_idx [1]))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|flash_addr [18]),
	.datac(\FLASHMEM_Controller1|flash_addr [19]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~10 .lut_mask = 16'hAAD8;
defparam \FLASHMEM_Controller1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~11 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~11_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|Mux1~10_combout  & ((\FLASHMEM_Controller1|flash_addr [16]))) # (!\FLASHMEM_Controller1|Mux1~10_combout  & (\FLASHMEM_Controller1|flash_addr 
// [17])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|Mux1~10_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_addr [17]),
	.datac(\FLASHMEM_Controller1|flash_addr [16]),
	.datad(\FLASHMEM_Controller1|Mux1~10_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~11 .lut_mask = 16'hF588;
defparam \FLASHMEM_Controller1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[18]~56 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[18]~56_combout  = (\UART_Link1|fmem_pages_loaded [18] & (!\UART_Link1|fmem_pages_loaded[17]~55 )) # (!\UART_Link1|fmem_pages_loaded [18] & ((\UART_Link1|fmem_pages_loaded[17]~55 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[18]~57  = CARRY((!\UART_Link1|fmem_pages_loaded[17]~55 ) # (!\UART_Link1|fmem_pages_loaded [18]))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[17]~55 ),
	.combout(\UART_Link1|fmem_pages_loaded[18]~56_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[18]~57 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[18]~56 .lut_mask = 16'h3C3F;
defparam \UART_Link1|fmem_pages_loaded[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \UART_Link1|fmem_pages_loaded[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[18] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[19]~58 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[19]~58_combout  = (\UART_Link1|fmem_pages_loaded [19] & (\UART_Link1|fmem_pages_loaded[18]~57  $ (GND))) # (!\UART_Link1|fmem_pages_loaded [19] & (!\UART_Link1|fmem_pages_loaded[18]~57  & VCC))
// \UART_Link1|fmem_pages_loaded[19]~59  = CARRY((\UART_Link1|fmem_pages_loaded [19] & !\UART_Link1|fmem_pages_loaded[18]~57 ))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[18]~57 ),
	.combout(\UART_Link1|fmem_pages_loaded[19]~58_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[19]~59 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[19]~58 .lut_mask = 16'hC30C;
defparam \UART_Link1|fmem_pages_loaded[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \UART_Link1|fmem_pages_loaded[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[19] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[20]~60 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[20]~60_combout  = (\UART_Link1|fmem_pages_loaded [20] & (!\UART_Link1|fmem_pages_loaded[19]~59 )) # (!\UART_Link1|fmem_pages_loaded [20] & ((\UART_Link1|fmem_pages_loaded[19]~59 ) # (GND)))
// \UART_Link1|fmem_pages_loaded[20]~61  = CARRY((!\UART_Link1|fmem_pages_loaded[19]~59 ) # (!\UART_Link1|fmem_pages_loaded [20]))

	.dataa(gnd),
	.datab(\UART_Link1|fmem_pages_loaded [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_Link1|fmem_pages_loaded[19]~59 ),
	.combout(\UART_Link1|fmem_pages_loaded[20]~60_combout ),
	.cout(\UART_Link1|fmem_pages_loaded[20]~61 ));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[20]~60 .lut_mask = 16'h3C3F;
defparam \UART_Link1|fmem_pages_loaded[20]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \UART_Link1|fmem_pages_loaded[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[20]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[20] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \UART_Link1|Selector119~0 (
// Equation(s):
// \UART_Link1|Selector119~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [22])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [20])))

	.dataa(\UART_Link1|loadmem_wordcount [22]),
	.datab(gnd),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(\UART_Link1|fmem_pages_loaded [20]),
	.cin(gnd),
	.combout(\UART_Link1|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector119~0 .lut_mask = 16'hAFA0;
defparam \UART_Link1|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \UART_Link1|data_buffer[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[22] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[22]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[22]~feeder_combout  = \UART_Link1|data_buffer [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [22]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[22]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \UART_Link1|iob_fmem_address[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[22] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \FLASHMEM_Controller1|flash_addr[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[22] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cycloneive_lcell_comb \UART_Link1|Selector121~0 (
// Equation(s):
// \UART_Link1|Selector121~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [20])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [18])))

	.dataa(\UART_Link1|loadmem_wordcount [20]),
	.datab(\UART_Link1|fmem_pages_loaded [18]),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector121~0 .lut_mask = 16'hACAC;
defparam \UART_Link1|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \UART_Link1|data_buffer[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[20] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[20]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[20]~feeder_combout  = \UART_Link1|data_buffer [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [20]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[20]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N15
dffeas \UART_Link1|iob_fmem_address[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[20] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \FLASHMEM_Controller1|flash_addr[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[20] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \UART_Link1|Selector120~0 (
// Equation(s):
// \UART_Link1|Selector120~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [21])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [19])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|loadmem_wordcount [21]),
	.datac(gnd),
	.datad(\UART_Link1|fmem_pages_loaded [19]),
	.cin(gnd),
	.combout(\UART_Link1|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector120~0 .lut_mask = 16'hDD88;
defparam \UART_Link1|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \UART_Link1|data_buffer[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[21] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[21]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[21]~feeder_combout  = \UART_Link1|data_buffer [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [21]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[21]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \UART_Link1|iob_fmem_address[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[21] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[21]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[21]~feeder_combout  = \UART_Link1|iob_fmem_address [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [21]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[21]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N5
dffeas \FLASHMEM_Controller1|flash_addr[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[21] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \UART_Link1|fmem_pages_loaded[21]~62 (
// Equation(s):
// \UART_Link1|fmem_pages_loaded[21]~62_combout  = \UART_Link1|fmem_pages_loaded[20]~61  $ (!\UART_Link1|fmem_pages_loaded [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_pages_loaded [21]),
	.cin(\UART_Link1|fmem_pages_loaded[20]~61 ),
	.combout(\UART_Link1|fmem_pages_loaded[21]~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[21]~62 .lut_mask = 16'hF00F;
defparam \UART_Link1|fmem_pages_loaded[21]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y6_N21
dffeas \UART_Link1|fmem_pages_loaded[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_pages_loaded[21]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[23]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_pages_loaded [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_pages_loaded[21] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_pages_loaded[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \UART_Link1|data_buffer[23]~1 (
// Equation(s):
// \UART_Link1|data_buffer[23]~1_combout  = (\UART_Link1|load_mem_fsm~q  & (((\UART_Link1|data_buffer [23])))) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|data_buffer[16]~0_combout  & (\UART_Link1|fmem_pages_loaded [21])) # 
// (!\UART_Link1|data_buffer[16]~0_combout  & ((\UART_Link1|data_buffer [23])))))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|fmem_pages_loaded [21]),
	.datac(\UART_Link1|data_buffer [23]),
	.datad(\UART_Link1|data_buffer[16]~0_combout ),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[23]~1 .lut_mask = 16'hE4F0;
defparam \UART_Link1|data_buffer[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N3
dffeas \UART_Link1|data_buffer[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[23] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N31
dffeas \UART_Link1|iob_fmem_address[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[23] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N3
dffeas \FLASHMEM_Controller1|flash_addr[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[23] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~12 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~12_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & (((\FLASHMEM_Controller1|shift_reg_idx [1])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|shift_reg_idx [1] & (\FLASHMEM_Controller1|flash_addr 
// [21])) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|flash_addr [23])))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|flash_addr [21]),
	.datac(\FLASHMEM_Controller1|flash_addr [23]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~12 .lut_mask = 16'hEE50;
defparam \FLASHMEM_Controller1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~13 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~13_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|Mux1~12_combout  & ((\FLASHMEM_Controller1|flash_addr [20]))) # (!\FLASHMEM_Controller1|Mux1~12_combout  & (\FLASHMEM_Controller1|flash_addr 
// [22])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & (((\FLASHMEM_Controller1|Mux1~12_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|flash_addr [22]),
	.datac(\FLASHMEM_Controller1|flash_addr [20]),
	.datad(\FLASHMEM_Controller1|Mux1~12_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~13 .lut_mask = 16'hF588;
defparam \FLASHMEM_Controller1|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~7 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~7_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & ((\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|Mux1~11_combout )) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & 
// ((\FLASHMEM_Controller1|Mux1~13_combout )))))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|Mux1~11_combout ),
	.datad(\FLASHMEM_Controller1|Mux1~13_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~7 .lut_mask = 16'hA280;
defparam \FLASHMEM_Controller1|Selector63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~6 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~6_combout  = (\FLASHMEM_Controller1|iob_mosi~q  & ((\FLASHMEM_Controller1|trans_state.s_trans_finish~q ) # (!\FLASHMEM_Controller1|trans_state.s_trans_null~q )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datab(gnd),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datad(\FLASHMEM_Controller1|iob_mosi~q ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~6 .lut_mask = 16'hF500;
defparam \FLASHMEM_Controller1|Selector63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~12 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~12_combout  = (\FLASHMEM_Controller1|Selector63~6_combout ) # ((\FLASHMEM_Controller1|Selector63~7_combout  & (!\FLASHMEM_Controller1|shift_reg_idx [3] & !\FLASHMEM_Controller1|shift_reg_idx [4])))

	.dataa(\FLASHMEM_Controller1|Selector63~7_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datad(\FLASHMEM_Controller1|Selector63~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~12 .lut_mask = 16'hFF02;
defparam \FLASHMEM_Controller1|Selector63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~0 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~0_combout  = (\FLASHMEM_Controller1|state.s_control~q  & (\FLASHMEM_Controller1|trans_state.s_trans_null~q  & (\FLASHMEM_Controller1|trans_state.s_trans_data~q  & \FLASHMEM_Controller1|Equal9~0_combout )))

	.dataa(\FLASHMEM_Controller1|state.s_control~q ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_null~q ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datad(\FLASHMEM_Controller1|Equal9~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~0 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~3 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~3_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (!\FLASHMEM_Controller1|shift_reg_idx [0] & (!\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~3 .lut_mask = 16'h0200;
defparam \FLASHMEM_Controller1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[25]~18 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[25]~18_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [4] & (!\FLASHMEM_Controller1|shift_reg_idx [3] & \FLASH_DO~input_o ))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(gnd),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[25]~18 .lut_mask = 16'h1100;
defparam \FLASHMEM_Controller1|flash_readbuff[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[27]~29 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[27]~29_combout  = (\FLASHMEM_Controller1|Decoder0~3_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((!\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|flash_readbuff [27])))) # 
// (!\FLASHMEM_Controller1|Decoder0~3_combout  & (((\FLASHMEM_Controller1|flash_readbuff [27]))))

	.dataa(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~3_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [27]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[27]~29 .lut_mask = 16'hFC70;
defparam \FLASHMEM_Controller1|flash_readbuff[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \FLASHMEM_Controller1|flash_readbuff[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[27]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[27] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[27]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[27]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [27]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[27]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[0]~0 (
// Equation(s):
// \FLASHMEM_Controller1|data_read[0]~0_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_finish~q  & (\FLASHMEM_Controller1|Equal9~0_combout  & (!\FLASHMEM_Controller1|busy_wait~q  & \FLASHMEM_Controller1|shift_reg_idx[16]~32_combout )))

	.dataa(\FLASHMEM_Controller1|trans_state.s_trans_finish~q ),
	.datab(\FLASHMEM_Controller1|Equal9~0_combout ),
	.datac(\FLASHMEM_Controller1|busy_wait~q ),
	.datad(\FLASHMEM_Controller1|shift_reg_idx[16]~32_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[0]~0 .lut_mask = 16'h0800;
defparam \FLASHMEM_Controller1|data_read[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \FLASHMEM_Controller1|data_read[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[27] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \UART_Link1|fmem_save_data[27]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[27]~feeder_combout  = \FLASHMEM_Controller1|data_read [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [27]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[27]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \UART_Link1|fmem_save_data[0]~0 (
// Equation(s):
// \UART_Link1|fmem_save_data[0]~0_combout  = (\UART_Link1|state.s_fmem_read_page_done~q  & \uart_link_enable~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART_Link1|state.s_fmem_read_page_done~q ),
	.datad(\uart_link_enable~q ),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[0]~0 .lut_mask = 16'hF000;
defparam \UART_Link1|fmem_save_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \UART_Link1|fmem_save_data[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[27] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \UART_Link1|data_buffer[59] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [59]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[59] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[27]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[27]~feeder_combout  = \UART_Link1|data_buffer [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [59]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[27]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[0]~0 (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[0]~0_combout  = (\UART_Link1|fmem_returned~q  & (\uart_link_enable~q  & \UART_Link1|state.s_fmem_write_page~q ))

	.dataa(\UART_Link1|fmem_returned~q ),
	.datab(\uart_link_enable~q ),
	.datac(gnd),
	.datad(\UART_Link1|state.s_fmem_write_page~q ),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[0]~0 .lut_mask = 16'h8800;
defparam \UART_Link1|iob_fmem_data_write[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \UART_Link1|iob_fmem_data_write[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[27] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[27]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[27]~feeder_combout  = \UART_Link1|iob_fmem_data_write [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [27]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[27]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \FLASHMEM_Controller1|flash_writebuff[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [27]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[27] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~7 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~7_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [2] & (!\FLASHMEM_Controller1|shift_reg_idx [0] & (!\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~7 .lut_mask = 16'h0100;
defparam \FLASHMEM_Controller1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[31]~30 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[31]~30_combout  = (\FLASHMEM_Controller1|Decoder0~7_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((\FLASHMEM_Controller1|flash_readbuff [31] & !\FLASHMEM_Controller1|Equal0~1_combout )))) # 
// (!\FLASHMEM_Controller1|Decoder0~7_combout  & (((\FLASHMEM_Controller1|flash_readbuff [31]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~7_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [31]),
	.datad(\FLASHMEM_Controller1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[31]~30 .lut_mask = 16'hB8F8;
defparam \FLASHMEM_Controller1|flash_readbuff[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \FLASHMEM_Controller1|flash_readbuff[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[31]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[31] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[31]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[31]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [31]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[31]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \FLASHMEM_Controller1|data_read[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[31] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \UART_Link1|fmem_save_data[31]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[31]~feeder_combout  = \FLASHMEM_Controller1|data_read [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [31]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[31]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \UART_Link1|fmem_save_data[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[31] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \UART_Link1|data_buffer[63]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[63]~feeder_combout  = \UART_Link1|fmem_save_data [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [31]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[63]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \UART_Link1|data_buffer[63] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [63]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[63] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[31]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[31]~feeder_combout  = \UART_Link1|data_buffer [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [63]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[31]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \UART_Link1|iob_fmem_data_write[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[31] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \FLASHMEM_Controller1|flash_writebuff[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [31]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[31] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~14 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~14_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|flash_writebuff [27]) # ((\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & 
// (((\FLASHMEM_Controller1|flash_writebuff [31] & !\FLASHMEM_Controller1|shift_reg_idx [0]))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [27]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [31]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~14 .lut_mask = 16'hAAD8;
defparam \FLASHMEM_Controller1|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~2 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~2_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx [0] & (!\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~2 .lut_mask = 16'h0800;
defparam \FLASHMEM_Controller1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[26]~31 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[26]~31_combout  = (\FLASHMEM_Controller1|Decoder0~2_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((!\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|flash_readbuff [26])))) # 
// (!\FLASHMEM_Controller1|Decoder0~2_combout  & (((\FLASHMEM_Controller1|flash_readbuff [26]))))

	.dataa(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [26]),
	.datad(\FLASHMEM_Controller1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[26]~31_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[26]~31 .lut_mask = 16'hDCF0;
defparam \FLASHMEM_Controller1|flash_readbuff[26]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \FLASHMEM_Controller1|flash_readbuff[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[26]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[26] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[26]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[26]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [26]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[26]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \FLASHMEM_Controller1|data_read[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[26] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \UART_Link1|fmem_save_data[26]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[26]~feeder_combout  = \FLASHMEM_Controller1|data_read [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [26]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[26]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \UART_Link1|fmem_save_data[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[26] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \UART_Link1|data_buffer[58]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[58]~feeder_combout  = \UART_Link1|fmem_save_data [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [26]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[58]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \UART_Link1|data_buffer[58] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [58]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[58] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[26]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[26]~feeder_combout  = \UART_Link1|data_buffer [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [58]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[26]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \UART_Link1|iob_fmem_data_write[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[26] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \FLASHMEM_Controller1|flash_writebuff[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [26]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[26] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~5 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~5_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx [0] & (!\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~5 .lut_mask = 16'h0400;
defparam \FLASHMEM_Controller1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[30]~28 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[30]~28_combout  = (\FLASHMEM_Controller1|Decoder0~5_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((!\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|flash_readbuff [30])))) # 
// (!\FLASHMEM_Controller1|Decoder0~5_combout  & (((\FLASHMEM_Controller1|flash_readbuff [30]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.datab(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [30]),
	.datad(\FLASHMEM_Controller1|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[30]~28 .lut_mask = 16'hBAF0;
defparam \FLASHMEM_Controller1|flash_readbuff[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \FLASHMEM_Controller1|flash_readbuff[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[30]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[30] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[30]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[30]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [30]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[30]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \FLASHMEM_Controller1|data_read[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[30] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \UART_Link1|fmem_save_data[30]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[30]~feeder_combout  = \FLASHMEM_Controller1|data_read [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [30]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[30]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \UART_Link1|fmem_save_data[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[30] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \UART_Link1|data_buffer[62] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [62]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[62] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[30]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[30]~feeder_combout  = \UART_Link1|data_buffer [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [62]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[30]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \UART_Link1|iob_fmem_data_write[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[30] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[30]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[30]~feeder_combout  = \UART_Link1|iob_fmem_data_write [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [30]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[30]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \FLASHMEM_Controller1|flash_writebuff[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [30]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[30] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~15 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~15_combout  = (\FLASHMEM_Controller1|Mux2~14_combout  & (((\FLASHMEM_Controller1|flash_writebuff [26])) # (!\FLASHMEM_Controller1|shift_reg_idx [0]))) # (!\FLASHMEM_Controller1|Mux2~14_combout  & 
// (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_writebuff [30]))))

	.dataa(\FLASHMEM_Controller1|Mux2~14_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [26]),
	.datad(\FLASHMEM_Controller1|flash_writebuff [30]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~15 .lut_mask = 16'hE6A2;
defparam \FLASHMEM_Controller1|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[22]~23 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[22]~23_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [4] & \FLASHMEM_Controller1|shift_reg_idx [3])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[22]~23 .lut_mask = 16'h3300;
defparam \FLASHMEM_Controller1|flash_readbuff[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[22]~24 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[22]~24_combout  = (\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & ((\FLASHMEM_Controller1|Decoder0~5_combout  & ((\FLASH_DO~input_o ))) # (!\FLASHMEM_Controller1|Decoder0~5_combout  & 
// (\FLASHMEM_Controller1|flash_readbuff [22])))) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (((\FLASHMEM_Controller1|flash_readbuff [22]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~5_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [22]),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[22]~24 .lut_mask = 16'hF870;
defparam \FLASHMEM_Controller1|flash_readbuff[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \FLASHMEM_Controller1|flash_readbuff[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[22]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[22] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \FLASHMEM_Controller1|data_read[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[22] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \UART_Link1|fmem_save_data[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[22] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \UART_Link1|data_buffer[54] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [54]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[54] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[22]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[22]~feeder_combout  = \UART_Link1|data_buffer [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [54]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[22]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \UART_Link1|iob_fmem_data_write[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[22] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[22]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[22]~feeder_combout  = \UART_Link1|iob_fmem_data_write [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [22]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[22]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \FLASHMEM_Controller1|flash_writebuff[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [22]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[22] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[18]~27 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[18]~27_combout  = (\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & ((\FLASHMEM_Controller1|Decoder0~2_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|Decoder0~2_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [18]))))) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (((\FLASHMEM_Controller1|flash_readbuff [18]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [18]),
	.datad(\FLASHMEM_Controller1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[18]~27 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \FLASHMEM_Controller1|flash_readbuff[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[18]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[18] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[18]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[18]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [18]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[18]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \FLASHMEM_Controller1|data_read[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[18] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \UART_Link1|fmem_save_data[18]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[18]~feeder_combout  = \FLASHMEM_Controller1|data_read [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [18]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[18]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \UART_Link1|fmem_save_data[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[18] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \UART_Link1|data_buffer[50]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[50]~feeder_combout  = \UART_Link1|fmem_save_data [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [18]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[50]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \UART_Link1|data_buffer[50] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [50]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[50] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \UART_Link1|iob_fmem_data_write[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [50]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[18] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \FLASHMEM_Controller1|flash_writebuff[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [18]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[18] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[23]~26 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[23]~26_combout  = (\FLASHMEM_Controller1|Decoder0~7_combout  & ((\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [23]))))) # (!\FLASHMEM_Controller1|Decoder0~7_combout  & (((\FLASHMEM_Controller1|flash_readbuff [23]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~7_combout ),
	.datab(\FLASH_DO~input_o ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [23]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[23]~26 .lut_mask = 16'hD8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \FLASHMEM_Controller1|flash_readbuff[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[23]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[23] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \FLASHMEM_Controller1|data_read[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[23] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \UART_Link1|fmem_save_data[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[23] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \UART_Link1|data_buffer[55]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[55]~feeder_combout  = \UART_Link1|fmem_save_data [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [23]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[55]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \UART_Link1|data_buffer[55] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [55]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[55] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[23]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[23]~feeder_combout  = \UART_Link1|data_buffer [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [55]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[23]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \UART_Link1|iob_fmem_data_write[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[23] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \FLASHMEM_Controller1|flash_writebuff[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [23]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[23] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[19]~25 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[19]~25_combout  = (\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & ((\FLASHMEM_Controller1|Decoder0~3_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|Decoder0~3_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [19]))))) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (((\FLASHMEM_Controller1|flash_readbuff [19]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [19]),
	.datad(\FLASHMEM_Controller1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[19]~25 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \FLASHMEM_Controller1|flash_readbuff[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[19]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[19] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[19]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[19]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [19]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[19]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \FLASHMEM_Controller1|data_read[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[19] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \UART_Link1|fmem_save_data[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[19] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \UART_Link1|data_buffer[51]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[51]~feeder_combout  = \UART_Link1|fmem_save_data [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [19]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[51]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \UART_Link1|data_buffer[51] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [51]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[51] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[19]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[19]~feeder_combout  = \UART_Link1|data_buffer [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [51]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[19]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \UART_Link1|iob_fmem_data_write[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[19] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[19]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[19]~feeder_combout  = \UART_Link1|iob_fmem_data_write [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [19]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[19]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \FLASHMEM_Controller1|flash_writebuff[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [19]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[19] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~12 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~12_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|shift_reg_idx [0]) # ((\FLASHMEM_Controller1|flash_writebuff [19])))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & 
// (!\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|flash_writebuff [23])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [23]),
	.datad(\FLASHMEM_Controller1|flash_writebuff [19]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~12 .lut_mask = 16'hBA98;
defparam \FLASHMEM_Controller1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~13 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~13_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|Mux2~12_combout  & ((\FLASHMEM_Controller1|flash_writebuff [18]))) # (!\FLASHMEM_Controller1|Mux2~12_combout  & 
// (\FLASHMEM_Controller1|flash_writebuff [22])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & (((\FLASHMEM_Controller1|Mux2~12_combout ))))

	.dataa(\FLASHMEM_Controller1|flash_writebuff [22]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [18]),
	.datad(\FLASHMEM_Controller1|Mux2~12_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~13 .lut_mask = 16'hF388;
defparam \FLASHMEM_Controller1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~16 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~16_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|shift_reg_idx [3])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [3] & 
// ((\FLASHMEM_Controller1|Mux2~13_combout ))) # (!\FLASHMEM_Controller1|shift_reg_idx [3] & (\FLASHMEM_Controller1|Mux2~15_combout ))))

	.dataa(\FLASHMEM_Controller1|Mux2~15_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datad(\FLASHMEM_Controller1|Mux2~13_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~16 .lut_mask = 16'hF2C2;
defparam \FLASHMEM_Controller1|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~6 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~6_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [2] & (!\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~6 .lut_mask = 16'h1000;
defparam \FLASHMEM_Controller1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[29]~21 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[29]~21_combout  = (\FLASHMEM_Controller1|Decoder0~6_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((!\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|flash_readbuff [29])))) # 
// (!\FLASHMEM_Controller1|Decoder0~6_combout  & (((\FLASHMEM_Controller1|flash_readbuff [29]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.datab(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [29]),
	.datad(\FLASHMEM_Controller1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[29]~21 .lut_mask = 16'hBAF0;
defparam \FLASHMEM_Controller1|flash_readbuff[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \FLASHMEM_Controller1|flash_readbuff[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[29]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[29] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[29]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[29]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [29]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[29]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \FLASHMEM_Controller1|data_read[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[29] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \UART_Link1|fmem_save_data[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[29] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \UART_Link1|data_buffer[61]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[61]~feeder_combout  = \UART_Link1|fmem_save_data [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [29]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[61]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \UART_Link1|data_buffer[61] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [61]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[61] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[29]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[29]~feeder_combout  = \UART_Link1|data_buffer [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [61]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[29]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \UART_Link1|iob_fmem_data_write[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[29] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \FLASHMEM_Controller1|flash_writebuff[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [29]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[29] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~8 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~8_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~8 .lut_mask = 16'h4000;
defparam \FLASHMEM_Controller1|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[28]~20 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[28]~20_combout  = (\FLASHMEM_Controller1|Decoder0~8_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((!\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|flash_readbuff [28])))) # 
// (!\FLASHMEM_Controller1|Decoder0~8_combout  & (((\FLASHMEM_Controller1|flash_readbuff [28]))))

	.dataa(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [28]),
	.datad(\FLASHMEM_Controller1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[28]~20 .lut_mask = 16'hDCF0;
defparam \FLASHMEM_Controller1|flash_readbuff[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \FLASHMEM_Controller1|flash_readbuff[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[28]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[28] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[28]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[28]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [28]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[28]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \FLASHMEM_Controller1|data_read[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[28] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \UART_Link1|fmem_save_data[28]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[28]~feeder_combout  = \FLASHMEM_Controller1|data_read [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [28]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[28]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \UART_Link1|fmem_save_data[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[28] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \UART_Link1|data_buffer[60]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[60]~feeder_combout  = \UART_Link1|fmem_save_data [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [28]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[60]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \UART_Link1|data_buffer[60] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [60]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[60] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[28]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[28]~feeder_combout  = \UART_Link1|data_buffer [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [60]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[28]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \UART_Link1|iob_fmem_data_write[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[28] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[28]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[28]~feeder_combout  = \UART_Link1|iob_fmem_data_write [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [28]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[28]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \FLASHMEM_Controller1|flash_writebuff[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [28]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[28] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~10 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~10_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|shift_reg_idx [2]) # ((\FLASHMEM_Controller1|flash_writebuff [28])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & 
// (!\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|flash_writebuff [29])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [29]),
	.datad(\FLASHMEM_Controller1|flash_writebuff [28]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~10 .lut_mask = 16'hBA98;
defparam \FLASHMEM_Controller1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~4 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~4_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~4 .lut_mask = 16'h8000;
defparam \FLASHMEM_Controller1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[24]~22 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[24]~22_combout  = (\FLASHMEM_Controller1|Decoder0~4_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((!\FLASHMEM_Controller1|Equal0~1_combout  & \FLASHMEM_Controller1|flash_readbuff [24])))) # 
// (!\FLASHMEM_Controller1|Decoder0~4_combout  & (((\FLASHMEM_Controller1|flash_readbuff [24]))))

	.dataa(\FLASHMEM_Controller1|Equal0~1_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~4_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [24]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[24]~22 .lut_mask = 16'hFC70;
defparam \FLASHMEM_Controller1|flash_readbuff[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \FLASHMEM_Controller1|flash_readbuff[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[24]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[24] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[24]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[24]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [24]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[24]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \FLASHMEM_Controller1|data_read[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[24] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \UART_Link1|fmem_save_data[24]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[24]~feeder_combout  = \FLASHMEM_Controller1|data_read [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [24]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[24]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \UART_Link1|fmem_save_data[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[24] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \UART_Link1|data_buffer[56]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[56]~feeder_combout  = \UART_Link1|fmem_save_data [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [24]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[56]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \UART_Link1|data_buffer[56] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [56]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[56] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[24]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[24]~feeder_combout  = \UART_Link1|data_buffer [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [56]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[24]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \UART_Link1|iob_fmem_data_write[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[24] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \FLASHMEM_Controller1|flash_writebuff[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [24]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[24] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Decoder0~1 (
// Equation(s):
// \FLASHMEM_Controller1|Decoder0~1_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (!\FLASHMEM_Controller1|shift_reg_idx [0] & (\FLASHMEM_Controller1|shift_reg_idx [1] & \FLASHMEM_Controller1|Decoder0~0_combout )))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datad(\FLASHMEM_Controller1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Decoder0~1 .lut_mask = 16'h2000;
defparam \FLASHMEM_Controller1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[25]~19 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[25]~19_combout  = (\FLASHMEM_Controller1|Decoder0~1_combout  & ((\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ) # ((\FLASHMEM_Controller1|flash_readbuff [25] & !\FLASHMEM_Controller1|Equal0~1_combout )))) # 
// (!\FLASHMEM_Controller1|Decoder0~1_combout  & (((\FLASHMEM_Controller1|flash_readbuff [25]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~1_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[25]~18_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [25]),
	.datad(\FLASHMEM_Controller1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[25]~19 .lut_mask = 16'hD8F8;
defparam \FLASHMEM_Controller1|flash_readbuff[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \FLASHMEM_Controller1|flash_readbuff[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[25]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[25] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \FLASHMEM_Controller1|data_read[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[25] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \UART_Link1|fmem_save_data[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[25] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \UART_Link1|data_buffer[57]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[57]~feeder_combout  = \UART_Link1|fmem_save_data [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [25]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[57]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \UART_Link1|data_buffer[57] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [57]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[57] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[25]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[25]~feeder_combout  = \UART_Link1|data_buffer [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [57]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[25]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \UART_Link1|iob_fmem_data_write[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[25] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[25]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[25]~feeder_combout  = \UART_Link1|iob_fmem_data_write [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [25]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[25]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \FLASHMEM_Controller1|flash_writebuff[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [25]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[25] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~11 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~11_combout  = (\FLASHMEM_Controller1|Mux2~10_combout  & (((\FLASHMEM_Controller1|flash_writebuff [24])) # (!\FLASHMEM_Controller1|shift_reg_idx [2]))) # (!\FLASHMEM_Controller1|Mux2~10_combout  & 
// (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|flash_writebuff [25]))))

	.dataa(\FLASHMEM_Controller1|Mux2~10_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [24]),
	.datad(\FLASHMEM_Controller1|flash_writebuff [25]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~11 .lut_mask = 16'hE6A2;
defparam \FLASHMEM_Controller1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[20]~33 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[20]~33_combout  = (\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & ((\FLASHMEM_Controller1|Decoder0~8_combout  & ((\FLASH_DO~input_o ))) # (!\FLASHMEM_Controller1|Decoder0~8_combout  & 
// (\FLASHMEM_Controller1|flash_readbuff [20])))) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (((\FLASHMEM_Controller1|flash_readbuff [20]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~8_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [20]),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[20]~33 .lut_mask = 16'hF870;
defparam \FLASHMEM_Controller1|flash_readbuff[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \FLASHMEM_Controller1|flash_readbuff[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[20]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[20] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[20]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[20]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [20]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[20]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \FLASHMEM_Controller1|data_read[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[20] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \UART_Link1|fmem_save_data[20]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[20]~feeder_combout  = \FLASHMEM_Controller1|data_read [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [20]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[20]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \UART_Link1|fmem_save_data[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[20] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \UART_Link1|data_buffer[52]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[52]~feeder_combout  = \UART_Link1|fmem_save_data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [20]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[52]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \UART_Link1|data_buffer[52] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [52]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[52] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[20]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[20]~feeder_combout  = \UART_Link1|data_buffer [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [52]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[20]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \UART_Link1|iob_fmem_data_write[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[20] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[20]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[20]~feeder_combout  = \UART_Link1|iob_fmem_data_write [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [20]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[20]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \FLASHMEM_Controller1|flash_writebuff[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [20]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[20] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[21]~34 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[21]~34_combout  = (\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & ((\FLASHMEM_Controller1|Decoder0~6_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|Decoder0~6_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [21]))))) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (((\FLASHMEM_Controller1|flash_readbuff [21]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [21]),
	.datad(\FLASHMEM_Controller1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[21]~34 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \FLASHMEM_Controller1|flash_readbuff[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[21]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[21] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[21]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[21]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [21]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[21]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \FLASHMEM_Controller1|data_read[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[21] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \UART_Link1|fmem_save_data[21]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[21]~feeder_combout  = \FLASHMEM_Controller1|data_read [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [21]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[21]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \UART_Link1|fmem_save_data[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[21] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \UART_Link1|data_buffer[53] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [53]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[53] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[21]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[21]~feeder_combout  = \UART_Link1|data_buffer [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [53]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[21]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \UART_Link1|iob_fmem_data_write[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[21] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \FLASHMEM_Controller1|flash_writebuff[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [21]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[21] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~17 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~17_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|shift_reg_idx [0] & 
// (\FLASHMEM_Controller1|flash_writebuff [20])) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_writebuff [21])))))

	.dataa(\FLASHMEM_Controller1|flash_writebuff [20]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [21]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~17 .lut_mask = 16'hEE30;
defparam \FLASHMEM_Controller1|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[16]~35 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[16]~35_combout  = (\FLASHMEM_Controller1|Decoder0~4_combout  & ((\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & ((\FLASH_DO~input_o ))) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & 
// (\FLASHMEM_Controller1|flash_readbuff [16])))) # (!\FLASHMEM_Controller1|Decoder0~4_combout  & (((\FLASHMEM_Controller1|flash_readbuff [16]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~4_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [16]),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[16]~35 .lut_mask = 16'hF870;
defparam \FLASHMEM_Controller1|flash_readbuff[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \FLASHMEM_Controller1|flash_readbuff[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[16] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \FLASHMEM_Controller1|data_read[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[16] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \UART_Link1|fmem_save_data[16]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[16]~feeder_combout  = \FLASHMEM_Controller1|data_read [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [16]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[16]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \UART_Link1|fmem_save_data[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[16] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \UART_Link1|data_buffer[48]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[48]~feeder_combout  = \UART_Link1|fmem_save_data [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [16]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[48]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \UART_Link1|data_buffer[48] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [48]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[48] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[16]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[16]~feeder_combout  = \UART_Link1|data_buffer [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [48]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[16]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \UART_Link1|iob_fmem_data_write[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[16] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \FLASHMEM_Controller1|flash_writebuff[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [16]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[16] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[17]~32 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[17]~32_combout  = (\FLASHMEM_Controller1|Decoder0~1_combout  & ((\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|flash_readbuff[22]~23_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [17]))))) # (!\FLASHMEM_Controller1|Decoder0~1_combout  & (((\FLASHMEM_Controller1|flash_readbuff [17]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~1_combout ),
	.datab(\FLASH_DO~input_o ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [17]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[22]~23_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[17]~32 .lut_mask = 16'hD8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \FLASHMEM_Controller1|flash_readbuff[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[17]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[17] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[17]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[17]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [17]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[17]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \FLASHMEM_Controller1|data_read[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[17] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \UART_Link1|fmem_save_data[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[17] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \UART_Link1|data_buffer[49]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[49]~feeder_combout  = \UART_Link1|fmem_save_data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [17]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[49]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \UART_Link1|data_buffer[49] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [49]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[49] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[17]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[17]~feeder_combout  = \UART_Link1|data_buffer [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [49]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[17]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \UART_Link1|iob_fmem_data_write[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[17] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[17]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[17]~feeder_combout  = \UART_Link1|iob_fmem_data_write [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [17]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[17]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \FLASHMEM_Controller1|flash_writebuff[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [17]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[17] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~18 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~18_combout  = (\FLASHMEM_Controller1|Mux2~17_combout  & (((\FLASHMEM_Controller1|flash_writebuff [16])) # (!\FLASHMEM_Controller1|shift_reg_idx [2]))) # (!\FLASHMEM_Controller1|Mux2~17_combout  & 
// (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|flash_writebuff [17]))))

	.dataa(\FLASHMEM_Controller1|Mux2~17_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [16]),
	.datad(\FLASHMEM_Controller1|flash_writebuff [17]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~18 .lut_mask = 16'hE6A2;
defparam \FLASHMEM_Controller1|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~19 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~19_combout  = (\FLASHMEM_Controller1|Mux2~16_combout  & (((\FLASHMEM_Controller1|Mux2~18_combout ) # (!\FLASHMEM_Controller1|shift_reg_idx [1])))) # (!\FLASHMEM_Controller1|Mux2~16_combout  & 
// (\FLASHMEM_Controller1|Mux2~11_combout  & ((\FLASHMEM_Controller1|shift_reg_idx [1]))))

	.dataa(\FLASHMEM_Controller1|Mux2~16_combout ),
	.datab(\FLASHMEM_Controller1|Mux2~11_combout ),
	.datac(\FLASHMEM_Controller1|Mux2~18_combout ),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~19 .lut_mask = 16'hE4AA;
defparam \FLASHMEM_Controller1|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Equal2~1 (
// Equation(s):
// \FLASHMEM_Controller1|Equal2~1_combout  = (!\FLASHMEM_Controller1|shift_reg_idx [3] & \FLASHMEM_Controller1|shift_reg_idx [4])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Equal2~1 .lut_mask = 16'h3300;
defparam \FLASHMEM_Controller1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[9]~1 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[9]~1_combout  = (\FLASHMEM_Controller1|shift_reg_idx [4] & (!\FLASHMEM_Controller1|shift_reg_idx [3] & \FLASH_DO~input_o ))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(gnd),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[9]~1 .lut_mask = 16'h2200;
defparam \FLASHMEM_Controller1|flash_readbuff[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[9]~2 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[9]~2_combout  = (\FLASHMEM_Controller1|Decoder0~1_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((!\FLASHMEM_Controller1|Equal2~1_combout  & \FLASHMEM_Controller1|flash_readbuff [9])))) # 
// (!\FLASHMEM_Controller1|Decoder0~1_combout  & (((\FLASHMEM_Controller1|flash_readbuff [9]))))

	.dataa(\FLASHMEM_Controller1|Equal2~1_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [9]),
	.datad(\FLASHMEM_Controller1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[9]~2 .lut_mask = 16'hDCF0;
defparam \FLASHMEM_Controller1|flash_readbuff[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \FLASHMEM_Controller1|flash_readbuff[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[9]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[9] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[9]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[9]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [9]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[9]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \FLASHMEM_Controller1|data_read[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[9] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \UART_Link1|fmem_save_data[9]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[9]~feeder_combout  = \FLASHMEM_Controller1|data_read [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [9]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[9]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \UART_Link1|fmem_save_data[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[9] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \UART_Link1|data_buffer[41]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[41]~feeder_combout  = \UART_Link1|fmem_save_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [9]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[41]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \UART_Link1|data_buffer[41] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [41]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[41] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[9]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[9]~feeder_combout  = \UART_Link1|data_buffer [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [41]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[9]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \UART_Link1|iob_fmem_data_write[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[9] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[9]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[9]~feeder_combout  = \UART_Link1|iob_fmem_data_write [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [9]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[9]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \FLASHMEM_Controller1|flash_writebuff[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[9] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[8]~5 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[8]~5_combout  = (\FLASHMEM_Controller1|Decoder0~4_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((\FLASHMEM_Controller1|flash_readbuff [8] & !\FLASHMEM_Controller1|Equal2~1_combout )))) # 
// (!\FLASHMEM_Controller1|Decoder0~4_combout  & (((\FLASHMEM_Controller1|flash_readbuff [8]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~4_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [8]),
	.datad(\FLASHMEM_Controller1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[8]~5 .lut_mask = 16'hB8F8;
defparam \FLASHMEM_Controller1|flash_readbuff[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \FLASHMEM_Controller1|flash_readbuff[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[8] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[8]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[8]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [8]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[8]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \FLASHMEM_Controller1|data_read[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[8] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \UART_Link1|fmem_save_data[8]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[8]~feeder_combout  = \FLASHMEM_Controller1|data_read [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [8]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[8]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \UART_Link1|fmem_save_data[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[8] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \UART_Link1|data_buffer[40]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[40]~feeder_combout  = \UART_Link1|fmem_save_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [8]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[40]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \UART_Link1|data_buffer[40] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[40] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[8]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[8]~feeder_combout  = \UART_Link1|data_buffer [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [40]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[8]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \UART_Link1|iob_fmem_data_write[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[8] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \FLASHMEM_Controller1|flash_writebuff[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[8] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[10]~3 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[10]~3_combout  = (\FLASHMEM_Controller1|Decoder0~2_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((!\FLASHMEM_Controller1|Equal2~1_combout  & \FLASHMEM_Controller1|flash_readbuff [10])))) # 
// (!\FLASHMEM_Controller1|Decoder0~2_combout  & (((\FLASHMEM_Controller1|flash_readbuff [10]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datab(\FLASHMEM_Controller1|Equal2~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [10]),
	.datad(\FLASHMEM_Controller1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[10]~3 .lut_mask = 16'hBAF0;
defparam \FLASHMEM_Controller1|flash_readbuff[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \FLASHMEM_Controller1|flash_readbuff[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[10]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[10] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[10]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[10]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [10]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[10]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \FLASHMEM_Controller1|data_read[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[10] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \UART_Link1|fmem_save_data[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[10] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \UART_Link1|data_buffer[42]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[42]~feeder_combout  = \UART_Link1|fmem_save_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [10]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[42]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \UART_Link1|data_buffer[42] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [42]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[42] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \UART_Link1|iob_fmem_data_write[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [42]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[10] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[10]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[10]~feeder_combout  = \UART_Link1|iob_fmem_data_write [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [10]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[10]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \FLASHMEM_Controller1|flash_writebuff[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[10] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[11]~4 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[11]~4_combout  = (\FLASHMEM_Controller1|Decoder0~3_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((\FLASHMEM_Controller1|flash_readbuff [11] & !\FLASHMEM_Controller1|Equal2~1_combout )))) # 
// (!\FLASHMEM_Controller1|Decoder0~3_combout  & (((\FLASHMEM_Controller1|flash_readbuff [11]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~3_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [11]),
	.datad(\FLASHMEM_Controller1|Equal2~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[11]~4 .lut_mask = 16'hB8F8;
defparam \FLASHMEM_Controller1|flash_readbuff[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \FLASHMEM_Controller1|flash_readbuff[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[11]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[11] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \FLASHMEM_Controller1|data_read[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[11] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \UART_Link1|fmem_save_data[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[11] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \UART_Link1|data_buffer[43] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [43]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[43] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[11]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[11]~feeder_combout  = \UART_Link1|data_buffer [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [43]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[11]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \UART_Link1|iob_fmem_data_write[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[11] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \FLASHMEM_Controller1|flash_writebuff[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[11] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~0 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [0] & 
// (\FLASHMEM_Controller1|flash_writebuff [10])) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_writebuff [11])))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [10]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [11]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~0 .lut_mask = 16'hEE50;
defparam \FLASHMEM_Controller1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~1 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~1_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|Mux2~0_combout  & ((\FLASHMEM_Controller1|flash_writebuff [8]))) # (!\FLASHMEM_Controller1|Mux2~0_combout  & (\FLASHMEM_Controller1|flash_writebuff 
// [9])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|Mux2~0_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [9]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [8]),
	.datad(\FLASHMEM_Controller1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~1 .lut_mask = 16'hF588;
defparam \FLASHMEM_Controller1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[1]~14 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[1]~14_combout  = (\FLASHMEM_Controller1|Decoder0~1_combout  & ((\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [1]))))) # (!\FLASHMEM_Controller1|Decoder0~1_combout  & (((\FLASHMEM_Controller1|flash_readbuff [1]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~1_combout ),
	.datab(\FLASH_DO~input_o ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [1]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[1]~14 .lut_mask = 16'hD8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \FLASHMEM_Controller1|flash_readbuff[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[1]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[1]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [1]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[1]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \FLASHMEM_Controller1|data_read[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \UART_Link1|fmem_save_data[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[1] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \UART_Link1|data_buffer[33] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[33] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \UART_Link1|iob_fmem_data_write[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[1] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \FLASHMEM_Controller1|flash_writebuff[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[0]~17 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[0]~17_combout  = (\FLASHMEM_Controller1|Decoder0~4_combout  & ((\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & ((\FLASH_DO~input_o ))) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & 
// (\FLASHMEM_Controller1|flash_readbuff [0])))) # (!\FLASHMEM_Controller1|Decoder0~4_combout  & (((\FLASHMEM_Controller1|flash_readbuff [0]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~4_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [0]),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[0]~17 .lut_mask = 16'hF870;
defparam \FLASHMEM_Controller1|flash_readbuff[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \FLASHMEM_Controller1|flash_readbuff[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \FLASHMEM_Controller1|data_read[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \UART_Link1|fmem_save_data[0]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[0]~feeder_combout  = \FLASHMEM_Controller1|data_read [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [0]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \UART_Link1|fmem_save_data[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[0] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \UART_Link1|data_buffer[32]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[32]~feeder_combout  = \UART_Link1|fmem_save_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [0]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[32]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \UART_Link1|data_buffer[32] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[32] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[0]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[0]~feeder_combout  = \UART_Link1|data_buffer [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [32]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \UART_Link1|iob_fmem_data_write[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[0] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \FLASHMEM_Controller1|flash_writebuff[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[2]~15 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[2]~15_combout  = (\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & ((\FLASHMEM_Controller1|Decoder0~2_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|Decoder0~2_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [2]))))) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (((\FLASHMEM_Controller1|flash_readbuff [2]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [2]),
	.datad(\FLASHMEM_Controller1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[2]~15 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \FLASHMEM_Controller1|flash_readbuff[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[2]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[2]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[2]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \FLASHMEM_Controller1|data_read[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \UART_Link1|fmem_save_data[2]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[2]~feeder_combout  = \FLASHMEM_Controller1|data_read [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [2]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \UART_Link1|fmem_save_data[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[2] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \UART_Link1|data_buffer[34]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[34]~feeder_combout  = \UART_Link1|fmem_save_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [2]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[34]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \UART_Link1|data_buffer[34] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[34] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[2]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[2]~feeder_combout  = \UART_Link1|data_buffer [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [34]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \UART_Link1|iob_fmem_data_write[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[2] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[2]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[2]~feeder_combout  = \UART_Link1|iob_fmem_data_write [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[2]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \FLASHMEM_Controller1|flash_writebuff[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[3]~16 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[3]~16_combout  = (\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & ((\FLASHMEM_Controller1|Decoder0~3_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|Decoder0~3_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [3]))))) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (((\FLASHMEM_Controller1|flash_readbuff [3]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [3]),
	.datad(\FLASHMEM_Controller1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[3]~16 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \FLASHMEM_Controller1|flash_readbuff[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[3] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[3]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[3]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[3]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \FLASHMEM_Controller1|data_read[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[3] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \UART_Link1|fmem_save_data[3]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[3]~feeder_combout  = \FLASHMEM_Controller1|data_read [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [3]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \UART_Link1|fmem_save_data[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[3] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \UART_Link1|data_buffer[35]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[35]~feeder_combout  = \UART_Link1|fmem_save_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [3]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[35]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \UART_Link1|data_buffer[35] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[35] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \UART_Link1|iob_fmem_data_write[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[3] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \FLASHMEM_Controller1|flash_writebuff[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[3] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~7 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~7_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [0] & 
// (\FLASHMEM_Controller1|flash_writebuff [2])) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_writebuff [3])))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [2]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [3]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~7 .lut_mask = 16'hEE50;
defparam \FLASHMEM_Controller1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~8 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~8_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|Mux2~7_combout  & ((\FLASHMEM_Controller1|flash_writebuff [0]))) # (!\FLASHMEM_Controller1|Mux2~7_combout  & (\FLASHMEM_Controller1|flash_writebuff 
// [1])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|Mux2~7_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [1]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [0]),
	.datad(\FLASHMEM_Controller1|Mux2~7_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~8 .lut_mask = 16'hF588;
defparam \FLASHMEM_Controller1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[6]~6 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[6]~6_combout  = (\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & ((\FLASHMEM_Controller1|Decoder0~5_combout  & ((\FLASH_DO~input_o ))) # (!\FLASHMEM_Controller1|Decoder0~5_combout  & 
// (\FLASHMEM_Controller1|flash_readbuff [6])))) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (((\FLASHMEM_Controller1|flash_readbuff [6]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~5_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [6]),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[6]~6 .lut_mask = 16'hF870;
defparam \FLASHMEM_Controller1|flash_readbuff[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \FLASHMEM_Controller1|flash_readbuff[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[6] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[6]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[6]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [6]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[6]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \FLASHMEM_Controller1|data_read[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[6] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \UART_Link1|fmem_save_data[6]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[6]~feeder_combout  = \FLASHMEM_Controller1|data_read [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [6]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \UART_Link1|fmem_save_data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[6] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \UART_Link1|data_buffer[38]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[38]~feeder_combout  = \UART_Link1|fmem_save_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [6]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[38]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \UART_Link1|data_buffer[38] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[38] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[6]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[6]~feeder_combout  = \UART_Link1|data_buffer [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [38]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \UART_Link1|iob_fmem_data_write[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[6] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[6]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[6]~feeder_combout  = \UART_Link1|iob_fmem_data_write [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [6]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[6]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \FLASHMEM_Controller1|flash_writebuff[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[6] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[4]~9 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[4]~9_combout  = (\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & ((\FLASHMEM_Controller1|Decoder0~8_combout  & ((\FLASH_DO~input_o ))) # (!\FLASHMEM_Controller1|Decoder0~8_combout  & 
// (\FLASHMEM_Controller1|flash_readbuff [4])))) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (((\FLASHMEM_Controller1|flash_readbuff [4]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~8_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [4]),
	.datad(\FLASH_DO~input_o ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[4]~9 .lut_mask = 16'hF870;
defparam \FLASHMEM_Controller1|flash_readbuff[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \FLASHMEM_Controller1|flash_readbuff[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[4] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[4]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[4]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[4]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \FLASHMEM_Controller1|data_read[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[4] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \UART_Link1|fmem_save_data[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[4] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \UART_Link1|data_buffer[36]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[36]~feeder_combout  = \UART_Link1|fmem_save_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [4]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[36]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \UART_Link1|data_buffer[36] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[36] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[4]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[4]~feeder_combout  = \UART_Link1|data_buffer [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [36]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \UART_Link1|iob_fmem_data_write[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[4] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \FLASHMEM_Controller1|flash_writebuff[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[4] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[5]~7 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[5]~7_combout  = (\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & ((\FLASHMEM_Controller1|Decoder0~6_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|Decoder0~6_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [5]))))) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (((\FLASHMEM_Controller1|flash_readbuff [5]))))

	.dataa(\FLASH_DO~input_o ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [5]),
	.datad(\FLASHMEM_Controller1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[5]~7 .lut_mask = 16'hB8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \FLASHMEM_Controller1|flash_readbuff[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[5]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[5]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[5]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \FLASHMEM_Controller1|data_read[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \UART_Link1|fmem_save_data[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[5] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \UART_Link1|data_buffer[37] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[37] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \UART_Link1|iob_fmem_data_write[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[5] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[5]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[5]~feeder_combout  = \UART_Link1|iob_fmem_data_write [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[5]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \FLASHMEM_Controller1|flash_writebuff[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[7]~8 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[7]~8_combout  = (\FLASHMEM_Controller1|Decoder0~7_combout  & ((\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & (\FLASH_DO~input_o )) # (!\FLASHMEM_Controller1|flash_readbuff[6]~0_combout  & 
// ((\FLASHMEM_Controller1|flash_readbuff [7]))))) # (!\FLASHMEM_Controller1|Decoder0~7_combout  & (((\FLASHMEM_Controller1|flash_readbuff [7]))))

	.dataa(\FLASHMEM_Controller1|Decoder0~7_combout ),
	.datab(\FLASH_DO~input_o ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [7]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[6]~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[7]~8 .lut_mask = 16'hD8F0;
defparam \FLASHMEM_Controller1|flash_readbuff[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \FLASHMEM_Controller1|flash_readbuff[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[7] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[7]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[7]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [7]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[7]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \FLASHMEM_Controller1|data_read[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[7] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \UART_Link1|fmem_save_data[7]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[7]~feeder_combout  = \FLASHMEM_Controller1|data_read [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [7]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \UART_Link1|fmem_save_data[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[7] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \UART_Link1|data_buffer[39] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|fmem_save_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[39] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[7]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[7]~feeder_combout  = \UART_Link1|data_buffer [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [39]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \UART_Link1|iob_fmem_data_write[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[7] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \FLASHMEM_Controller1|flash_writebuff[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[7] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~2 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~2_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|flash_writebuff [5]) # ((\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & 
// (((\FLASHMEM_Controller1|flash_writebuff [7] & !\FLASHMEM_Controller1|shift_reg_idx [0]))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [5]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [7]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~2 .lut_mask = 16'hAAD8;
defparam \FLASHMEM_Controller1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~3 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~3_combout  = (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|Mux2~2_combout  & ((\FLASHMEM_Controller1|flash_writebuff [4]))) # (!\FLASHMEM_Controller1|Mux2~2_combout  & (\FLASHMEM_Controller1|flash_writebuff 
// [6])))) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & (((\FLASHMEM_Controller1|Mux2~2_combout ))))

	.dataa(\FLASHMEM_Controller1|flash_writebuff [6]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [4]),
	.datad(\FLASHMEM_Controller1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~3 .lut_mask = 16'hF388;
defparam \FLASHMEM_Controller1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[13]~10 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[13]~10_combout  = (\FLASHMEM_Controller1|Decoder0~6_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((!\FLASHMEM_Controller1|Equal2~1_combout  & \FLASHMEM_Controller1|flash_readbuff [13])))) # 
// (!\FLASHMEM_Controller1|Decoder0~6_combout  & (((\FLASHMEM_Controller1|flash_readbuff [13]))))

	.dataa(\FLASHMEM_Controller1|Equal2~1_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [13]),
	.datad(\FLASHMEM_Controller1|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[13]~10 .lut_mask = 16'hDCF0;
defparam \FLASHMEM_Controller1|flash_readbuff[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \FLASHMEM_Controller1|flash_readbuff[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[13]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[13] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[13]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[13]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [13]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[13]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \FLASHMEM_Controller1|data_read[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[13] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \UART_Link1|fmem_save_data[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[13] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \UART_Link1|data_buffer[45]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[45]~feeder_combout  = \UART_Link1|fmem_save_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [13]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[45]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \UART_Link1|data_buffer[45] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [45]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[45] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[13]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[13]~feeder_combout  = \UART_Link1|data_buffer [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [45]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[13]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \UART_Link1|iob_fmem_data_write[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[13] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[13]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[13]~feeder_combout  = \UART_Link1|iob_fmem_data_write [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [13]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[13]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \FLASHMEM_Controller1|flash_writebuff[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[13] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[12]~13 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[12]~13_combout  = (\FLASHMEM_Controller1|Decoder0~8_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((!\FLASHMEM_Controller1|Equal2~1_combout  & \FLASHMEM_Controller1|flash_readbuff [12])))) # 
// (!\FLASHMEM_Controller1|Decoder0~8_combout  & (((\FLASHMEM_Controller1|flash_readbuff [12]))))

	.dataa(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datab(\FLASHMEM_Controller1|Equal2~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [12]),
	.datad(\FLASHMEM_Controller1|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[12]~13 .lut_mask = 16'hBAF0;
defparam \FLASHMEM_Controller1|flash_readbuff[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \FLASHMEM_Controller1|flash_readbuff[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[12]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[12] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \FLASHMEM_Controller1|data_read[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|flash_readbuff [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[12] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \UART_Link1|fmem_save_data[12]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[12]~feeder_combout  = \FLASHMEM_Controller1|data_read [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [12]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[12]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \UART_Link1|fmem_save_data[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[12] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \UART_Link1|data_buffer[44]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[44]~feeder_combout  = \UART_Link1|fmem_save_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [12]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[44]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \UART_Link1|data_buffer[44] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [44]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[44] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \UART_Link1|iob_fmem_data_write[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [44]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[12] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \FLASHMEM_Controller1|flash_writebuff[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[12] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[14]~11 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[14]~11_combout  = (\FLASHMEM_Controller1|Decoder0~5_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((!\FLASHMEM_Controller1|Equal2~1_combout  & \FLASHMEM_Controller1|flash_readbuff [14])))) # 
// (!\FLASHMEM_Controller1|Decoder0~5_combout  & (((\FLASHMEM_Controller1|flash_readbuff [14]))))

	.dataa(\FLASHMEM_Controller1|Equal2~1_combout ),
	.datab(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [14]),
	.datad(\FLASHMEM_Controller1|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[14]~11 .lut_mask = 16'hDCF0;
defparam \FLASHMEM_Controller1|flash_readbuff[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \FLASHMEM_Controller1|flash_readbuff[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[14]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[14] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[14]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[14]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [14]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[14]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \FLASHMEM_Controller1|data_read[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[14] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \UART_Link1|fmem_save_data[14]~feeder (
// Equation(s):
// \UART_Link1|fmem_save_data[14]~feeder_combout  = \FLASHMEM_Controller1|data_read [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|data_read [14]),
	.cin(gnd),
	.combout(\UART_Link1|fmem_save_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[14]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|fmem_save_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \UART_Link1|fmem_save_data[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|fmem_save_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[14] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \UART_Link1|data_buffer[46]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[46]~feeder_combout  = \UART_Link1|fmem_save_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [14]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[46]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \UART_Link1|data_buffer[46] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [46]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[46] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[14]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[14]~feeder_combout  = \UART_Link1|data_buffer [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [46]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[14]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \UART_Link1|iob_fmem_data_write[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[14] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_writebuff[14]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_writebuff[14]~feeder_combout  = \UART_Link1|iob_fmem_data_write [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_data_write [14]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_writebuff[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[14]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_writebuff[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \FLASHMEM_Controller1|flash_writebuff[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_writebuff[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[14] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_readbuff[15]~12 (
// Equation(s):
// \FLASHMEM_Controller1|flash_readbuff[15]~12_combout  = (\FLASHMEM_Controller1|Decoder0~7_combout  & ((\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ) # ((!\FLASHMEM_Controller1|Equal2~1_combout  & \FLASHMEM_Controller1|flash_readbuff [15])))) # 
// (!\FLASHMEM_Controller1|Decoder0~7_combout  & (((\FLASHMEM_Controller1|flash_readbuff [15]))))

	.dataa(\FLASHMEM_Controller1|Equal2~1_combout ),
	.datab(\FLASHMEM_Controller1|Decoder0~7_combout ),
	.datac(\FLASHMEM_Controller1|flash_readbuff [15]),
	.datad(\FLASHMEM_Controller1|flash_readbuff[9]~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_readbuff[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[15]~12 .lut_mask = 16'hFC70;
defparam \FLASHMEM_Controller1|flash_readbuff[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \FLASHMEM_Controller1|flash_readbuff[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_readbuff[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_readbuff [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_readbuff[15] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_readbuff[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|data_read[15]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|data_read[15]~feeder_combout  = \FLASHMEM_Controller1|flash_readbuff [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|flash_readbuff [15]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|data_read[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[15]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|data_read[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \FLASHMEM_Controller1|data_read[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|data_read[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|data_read[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|data_read [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|data_read[15] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|data_read[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \UART_Link1|fmem_save_data[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FLASHMEM_Controller1|data_read [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|fmem_save_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|fmem_save_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|fmem_save_data[15] .is_wysiwyg = "true";
defparam \UART_Link1|fmem_save_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \UART_Link1|data_buffer[47]~feeder (
// Equation(s):
// \UART_Link1|data_buffer[47]~feeder_combout  = \UART_Link1|fmem_save_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|fmem_save_data [15]),
	.cin(gnd),
	.combout(\UART_Link1|data_buffer[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|data_buffer[47]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|data_buffer[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \UART_Link1|data_buffer[47] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|data_buffer[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[32]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [47]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[47] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_data_write[15]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_data_write[15]~feeder_combout  = \UART_Link1|data_buffer [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [47]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_data_write[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[15]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_data_write[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \UART_Link1|iob_fmem_data_write[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_data_write[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_data_write[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_data_write [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_data_write[15] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_data_write[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \FLASHMEM_Controller1|flash_writebuff[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_data_write [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_writebuff [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_writebuff[15] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_writebuff[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~4 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~4_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [0] & 
// (\FLASHMEM_Controller1|flash_writebuff [14])) # (!\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_writebuff [15])))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [14]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [15]),
	.datad(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~4 .lut_mask = 16'hEE50;
defparam \FLASHMEM_Controller1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~5 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~5_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|Mux2~4_combout  & ((\FLASHMEM_Controller1|flash_writebuff [12]))) # (!\FLASHMEM_Controller1|Mux2~4_combout  & (\FLASHMEM_Controller1|flash_writebuff 
// [13])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|Mux2~4_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|flash_writebuff [13]),
	.datac(\FLASHMEM_Controller1|flash_writebuff [12]),
	.datad(\FLASHMEM_Controller1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~5 .lut_mask = 16'hF588;
defparam \FLASHMEM_Controller1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~6 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~6_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|shift_reg_idx [3])))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|shift_reg_idx [3] & 
// (\FLASHMEM_Controller1|Mux2~3_combout )) # (!\FLASHMEM_Controller1|shift_reg_idx [3] & ((\FLASHMEM_Controller1|Mux2~5_combout )))))

	.dataa(\FLASHMEM_Controller1|Mux2~3_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datad(\FLASHMEM_Controller1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~6 .lut_mask = 16'hE3E0;
defparam \FLASHMEM_Controller1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux2~9 (
// Equation(s):
// \FLASHMEM_Controller1|Mux2~9_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|Mux2~6_combout  & ((\FLASHMEM_Controller1|Mux2~8_combout ))) # (!\FLASHMEM_Controller1|Mux2~6_combout  & (\FLASHMEM_Controller1|Mux2~1_combout )))) 
// # (!\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|Mux2~6_combout ))))

	.dataa(\FLASHMEM_Controller1|Mux2~1_combout ),
	.datab(\FLASHMEM_Controller1|Mux2~8_combout ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datad(\FLASHMEM_Controller1|Mux2~6_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux2~9 .lut_mask = 16'hCFA0;
defparam \FLASHMEM_Controller1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~10 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~10_combout  = (\FLASHMEM_Controller1|trans_state.s_trans_data~q  & ((\FLASHMEM_Controller1|shift_reg_idx [4] & ((\FLASHMEM_Controller1|Mux2~9_combout ))) # (!\FLASHMEM_Controller1|shift_reg_idx [4] & 
// (\FLASHMEM_Controller1|Mux2~19_combout ))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datab(\FLASHMEM_Controller1|Mux2~19_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_data~q ),
	.datad(\FLASHMEM_Controller1|Mux2~9_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~10_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~10 .lut_mask = 16'hE040;
defparam \FLASHMEM_Controller1|Selector63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \UART_Link1|Selector134~0 (
// Equation(s):
// \UART_Link1|Selector134~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [7])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [5])))

	.dataa(\UART_Link1|loadmem_wordcount [7]),
	.datab(gnd),
	.datac(\UART_Link1|fmem_pages_loaded [5]),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector134~0 .lut_mask = 16'hAAF0;
defparam \UART_Link1|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \UART_Link1|data_buffer[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[7] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[7]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[7]~feeder_combout  = \UART_Link1|data_buffer [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [7]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[7]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \UART_Link1|iob_fmem_address[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[7] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \FLASHMEM_Controller1|flash_addr[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[7] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \UART_Link1|Selector136~0 (
// Equation(s):
// \UART_Link1|Selector136~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [5])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [3])))

	.dataa(\UART_Link1|loadmem_wordcount [5]),
	.datab(\UART_Link1|fmem_pages_loaded [3]),
	.datac(gnd),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector136~0 .lut_mask = 16'hAACC;
defparam \UART_Link1|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \UART_Link1|data_buffer[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[5] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[5]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[5]~feeder_combout  = \UART_Link1|data_buffer [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [5]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \UART_Link1|iob_fmem_address[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[5] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[5]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[5]~feeder_combout  = \UART_Link1|iob_fmem_address [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \FLASHMEM_Controller1|flash_addr[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[5] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~4 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~4_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [2]) # ((\FLASHMEM_Controller1|flash_addr [5])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (!\FLASHMEM_Controller1|shift_reg_idx 
// [2] & (\FLASHMEM_Controller1|flash_addr [7])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [7]),
	.datad(\FLASHMEM_Controller1|flash_addr [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~4 .lut_mask = 16'hBA98;
defparam \FLASHMEM_Controller1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \UART_Link1|Selector140~0 (
// Equation(s):
// \UART_Link1|Selector140~0_combout  = (\UART_Link1|load_mem_fsm~q  & \UART_Link1|loadmem_wordcount [1])

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|loadmem_wordcount [1]),
	.cin(gnd),
	.combout(\UART_Link1|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector140~0 .lut_mask = 16'hAA00;
defparam \UART_Link1|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \UART_Link1|data_buffer[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[1] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[1]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[1]~feeder_combout  = \UART_Link1|data_buffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [1]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[1]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \UART_Link1|iob_fmem_address[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[1] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \FLASHMEM_Controller1|flash_addr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[1] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \UART_Link1|Selector138~0 (
// Equation(s):
// \UART_Link1|Selector138~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [3])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [1])))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [3]),
	.datac(\UART_Link1|fmem_pages_loaded [1]),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector138~0 .lut_mask = 16'hCCF0;
defparam \UART_Link1|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \UART_Link1|data_buffer[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[3] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \UART_Link1|iob_fmem_address[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[3] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[3]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[3]~feeder_combout  = \UART_Link1|iob_fmem_address [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \FLASHMEM_Controller1|flash_addr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[3] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~5 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~5_combout  = (\FLASHMEM_Controller1|Mux1~4_combout  & (((\FLASHMEM_Controller1|flash_addr [1])) # (!\FLASHMEM_Controller1|shift_reg_idx [2]))) # (!\FLASHMEM_Controller1|Mux1~4_combout  & (\FLASHMEM_Controller1|shift_reg_idx [2] 
// & ((\FLASHMEM_Controller1|flash_addr [3]))))

	.dataa(\FLASHMEM_Controller1|Mux1~4_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [1]),
	.datad(\FLASHMEM_Controller1|flash_addr [3]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~5 .lut_mask = 16'hE6A2;
defparam \FLASHMEM_Controller1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \UART_Link1|Selector130~0 (
// Equation(s):
// \UART_Link1|Selector130~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [11])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [9])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|loadmem_wordcount [11]),
	.datac(gnd),
	.datad(\UART_Link1|fmem_pages_loaded [9]),
	.cin(gnd),
	.combout(\UART_Link1|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector130~0 .lut_mask = 16'hDD88;
defparam \UART_Link1|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \UART_Link1|data_buffer[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[11] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[11]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[11]~feeder_combout  = \UART_Link1|data_buffer [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [11]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[11]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \UART_Link1|iob_fmem_address[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[11] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[11]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[11]~feeder_combout  = \UART_Link1|iob_fmem_address [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [11]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \FLASHMEM_Controller1|flash_addr[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[11] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \UART_Link1|Selector132~0 (
// Equation(s):
// \UART_Link1|Selector132~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [9])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [7])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(\UART_Link1|loadmem_wordcount [9]),
	.datad(\UART_Link1|fmem_pages_loaded [7]),
	.cin(gnd),
	.combout(\UART_Link1|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector132~0 .lut_mask = 16'hF5A0;
defparam \UART_Link1|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \UART_Link1|data_buffer[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[9] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[9]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[9]~feeder_combout  = \UART_Link1|data_buffer [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [9]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[9]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \UART_Link1|iob_fmem_address[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[9] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \FLASHMEM_Controller1|flash_addr[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[9] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \UART_Link1|Selector126~0 (
// Equation(s):
// \UART_Link1|Selector126~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [15])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [13])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|loadmem_wordcount [15]),
	.datac(gnd),
	.datad(\UART_Link1|fmem_pages_loaded [13]),
	.cin(gnd),
	.combout(\UART_Link1|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector126~0 .lut_mask = 16'hDD88;
defparam \UART_Link1|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \UART_Link1|data_buffer[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[15] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \UART_Link1|iob_fmem_address[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[15] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \FLASHMEM_Controller1|flash_addr[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[15] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \UART_Link1|Selector128~0 (
// Equation(s):
// \UART_Link1|Selector128~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [13])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [11])))

	.dataa(\UART_Link1|loadmem_wordcount [13]),
	.datab(\UART_Link1|fmem_pages_loaded [11]),
	.datac(\UART_Link1|load_mem_fsm~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector128~0 .lut_mask = 16'hACAC;
defparam \UART_Link1|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \UART_Link1|data_buffer[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[13] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[13]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[13]~feeder_combout  = \UART_Link1|data_buffer [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [13]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[13]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \UART_Link1|iob_fmem_address[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[13] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[13]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[13]~feeder_combout  = \UART_Link1|iob_fmem_address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [13]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \FLASHMEM_Controller1|flash_addr[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[13] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~2 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~2_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [2]) # ((\FLASHMEM_Controller1|flash_addr [13])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (!\FLASHMEM_Controller1|shift_reg_idx 
// [2] & (\FLASHMEM_Controller1|flash_addr [15])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [15]),
	.datad(\FLASHMEM_Controller1|flash_addr [13]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~2 .lut_mask = 16'hBA98;
defparam \FLASHMEM_Controller1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~3 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~3_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|Mux1~2_combout  & ((\FLASHMEM_Controller1|flash_addr [9]))) # (!\FLASHMEM_Controller1|Mux1~2_combout  & (\FLASHMEM_Controller1|flash_addr [11])))) # 
// (!\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|Mux1~2_combout ))))

	.dataa(\FLASHMEM_Controller1|flash_addr [11]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [9]),
	.datad(\FLASHMEM_Controller1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~3 .lut_mask = 16'hF388;
defparam \FLASHMEM_Controller1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~6 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~6_combout  = (\FLASHMEM_Controller1|shift_reg_idx [3] & (((\FLASHMEM_Controller1|shift_reg_idx [0]) # (\FLASHMEM_Controller1|Mux1~3_combout )))) # (!\FLASHMEM_Controller1|shift_reg_idx [3] & (\FLASHMEM_Controller1|Mux1~5_combout 
//  & (!\FLASHMEM_Controller1|shift_reg_idx [0])))

	.dataa(\FLASHMEM_Controller1|Mux1~5_combout ),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datad(\FLASHMEM_Controller1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~6 .lut_mask = 16'hCEC2;
defparam \FLASHMEM_Controller1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \UART_Link1|Selector131~0 (
// Equation(s):
// \UART_Link1|Selector131~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [10])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [8])))

	.dataa(\UART_Link1|loadmem_wordcount [10]),
	.datab(gnd),
	.datac(\UART_Link1|fmem_pages_loaded [8]),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector131~0 .lut_mask = 16'hAAF0;
defparam \UART_Link1|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \UART_Link1|data_buffer[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[10] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[10]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[10]~feeder_combout  = \UART_Link1|data_buffer [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [10]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[10]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \UART_Link1|iob_fmem_address[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[10] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[10]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[10]~feeder_combout  = \UART_Link1|iob_fmem_address [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [10]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \FLASHMEM_Controller1|flash_addr[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[10] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cycloneive_lcell_comb \UART_Link1|Selector133~0 (
// Equation(s):
// \UART_Link1|Selector133~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [8])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [6])))

	.dataa(\UART_Link1|loadmem_wordcount [8]),
	.datab(gnd),
	.datac(\UART_Link1|fmem_pages_loaded [6]),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector133~0 .lut_mask = 16'hAAF0;
defparam \UART_Link1|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \UART_Link1|data_buffer[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[8] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[8]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[8]~feeder_combout  = \UART_Link1|data_buffer [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [8]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[8]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \UART_Link1|iob_fmem_address[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[8] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \FLASHMEM_Controller1|flash_addr[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[8] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cycloneive_lcell_comb \UART_Link1|Selector127~0 (
// Equation(s):
// \UART_Link1|Selector127~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [14])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [12])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(\UART_Link1|loadmem_wordcount [14]),
	.datad(\UART_Link1|fmem_pages_loaded [12]),
	.cin(gnd),
	.combout(\UART_Link1|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector127~0 .lut_mask = 16'hF5A0;
defparam \UART_Link1|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \UART_Link1|data_buffer[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[14] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \UART_Link1|iob_fmem_address[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[14] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \FLASHMEM_Controller1|flash_addr[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[14] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \UART_Link1|Selector129~0 (
// Equation(s):
// \UART_Link1|Selector129~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [12])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [10])))

	.dataa(gnd),
	.datab(\UART_Link1|loadmem_wordcount [12]),
	.datac(\UART_Link1|fmem_pages_loaded [10]),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector129~0 .lut_mask = 16'hCCF0;
defparam \UART_Link1|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \UART_Link1|data_buffer[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[12] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \UART_Link1|iob_fmem_address[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[12] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[12]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[12]~feeder_combout  = \UART_Link1|iob_fmem_address [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [12]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \FLASHMEM_Controller1|flash_addr[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[12] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~7 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~7_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [2]) # ((\FLASHMEM_Controller1|flash_addr [12])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (!\FLASHMEM_Controller1|shift_reg_idx 
// [2] & (\FLASHMEM_Controller1|flash_addr [14])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [14]),
	.datad(\FLASHMEM_Controller1|flash_addr [12]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~7 .lut_mask = 16'hBA98;
defparam \FLASHMEM_Controller1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~8 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~8_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|Mux1~7_combout  & ((\FLASHMEM_Controller1|flash_addr [8]))) # (!\FLASHMEM_Controller1|Mux1~7_combout  & (\FLASHMEM_Controller1|flash_addr [10])))) # 
// (!\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|Mux1~7_combout ))))

	.dataa(\FLASHMEM_Controller1|flash_addr [10]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [8]),
	.datad(\FLASHMEM_Controller1|Mux1~7_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~8 .lut_mask = 16'hF388;
defparam \FLASHMEM_Controller1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \UART_Link1|Selector139~0 (
// Equation(s):
// \UART_Link1|Selector139~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [2])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [0])))

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(\UART_Link1|loadmem_wordcount [2]),
	.datac(\UART_Link1|fmem_pages_loaded [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_Link1|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector139~0 .lut_mask = 16'hD8D8;
defparam \UART_Link1|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \UART_Link1|data_buffer[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[2] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[2]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[2]~feeder_combout  = \UART_Link1|data_buffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [2]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \UART_Link1|iob_fmem_address[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[2] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[2]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[2]~feeder_combout  = \UART_Link1|iob_fmem_address [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \FLASHMEM_Controller1|flash_addr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[2] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \UART_Link1|Selector141~0 (
// Equation(s):
// \UART_Link1|Selector141~0_combout  = (\UART_Link1|load_mem_fsm~q  & \UART_Link1|loadmem_wordcount [0])

	.dataa(\UART_Link1|load_mem_fsm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|loadmem_wordcount [0]),
	.cin(gnd),
	.combout(\UART_Link1|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector141~0 .lut_mask = 16'hAA00;
defparam \UART_Link1|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \UART_Link1|data_buffer[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[0] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[0]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[0]~feeder_combout  = \UART_Link1|data_buffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [0]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[0]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \UART_Link1|iob_fmem_address[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[0] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \FLASHMEM_Controller1|flash_addr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[0] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \UART_Link1|Selector135~0 (
// Equation(s):
// \UART_Link1|Selector135~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [6])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [4])))

	.dataa(\UART_Link1|loadmem_wordcount [6]),
	.datab(\UART_Link1|fmem_pages_loaded [4]),
	.datac(gnd),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector135~0 .lut_mask = 16'hAACC;
defparam \UART_Link1|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \UART_Link1|data_buffer[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector135~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[6] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \UART_Link1|iob_fmem_address[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|data_buffer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[6] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \FLASHMEM_Controller1|flash_addr[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_Link1|iob_fmem_address [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[6] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \UART_Link1|Selector137~0 (
// Equation(s):
// \UART_Link1|Selector137~0_combout  = (\UART_Link1|load_mem_fsm~q  & (\UART_Link1|loadmem_wordcount [4])) # (!\UART_Link1|load_mem_fsm~q  & ((\UART_Link1|fmem_pages_loaded [2])))

	.dataa(\UART_Link1|loadmem_wordcount [4]),
	.datab(gnd),
	.datac(\UART_Link1|fmem_pages_loaded [2]),
	.datad(\UART_Link1|load_mem_fsm~q ),
	.cin(gnd),
	.combout(\UART_Link1|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|Selector137~0 .lut_mask = 16'hAAF0;
defparam \UART_Link1|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \UART_Link1|data_buffer[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|Selector137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|data_buffer[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|data_buffer[4] .is_wysiwyg = "true";
defparam \UART_Link1|data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \UART_Link1|iob_fmem_address[4]~feeder (
// Equation(s):
// \UART_Link1|iob_fmem_address[4]~feeder_combout  = \UART_Link1|data_buffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|data_buffer [4]),
	.cin(gnd),
	.combout(\UART_Link1|iob_fmem_address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[4]~feeder .lut_mask = 16'hFF00;
defparam \UART_Link1|iob_fmem_address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \UART_Link1|iob_fmem_address[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART_Link1|iob_fmem_address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_Link1|iob_fmem_address[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_Link1|iob_fmem_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_Link1|iob_fmem_address[4] .is_wysiwyg = "true";
defparam \UART_Link1|iob_fmem_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|flash_addr[4]~feeder (
// Equation(s):
// \FLASHMEM_Controller1|flash_addr[4]~feeder_combout  = \UART_Link1|iob_fmem_address [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_Link1|iob_fmem_address [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|flash_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \FLASHMEM_Controller1|flash_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \FLASHMEM_Controller1|flash_addr[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|flash_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FLASHMEM_Controller1|flash_writebuff[16]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|flash_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|flash_addr[4] .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|flash_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~0 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~0_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & ((\FLASHMEM_Controller1|shift_reg_idx [2]) # ((\FLASHMEM_Controller1|flash_addr [4])))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & (!\FLASHMEM_Controller1|shift_reg_idx 
// [2] & (\FLASHMEM_Controller1|flash_addr [6])))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [6]),
	.datad(\FLASHMEM_Controller1|flash_addr [4]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~0 .lut_mask = 16'hBA98;
defparam \FLASHMEM_Controller1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~1 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~1_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|Mux1~0_combout  & ((\FLASHMEM_Controller1|flash_addr [0]))) # (!\FLASHMEM_Controller1|Mux1~0_combout  & (\FLASHMEM_Controller1|flash_addr [2])))) # 
// (!\FLASHMEM_Controller1|shift_reg_idx [2] & (((\FLASHMEM_Controller1|Mux1~0_combout ))))

	.dataa(\FLASHMEM_Controller1|flash_addr [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datac(\FLASHMEM_Controller1|flash_addr [0]),
	.datad(\FLASHMEM_Controller1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~1 .lut_mask = 16'hF388;
defparam \FLASHMEM_Controller1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \FLASHMEM_Controller1|Mux1~9 (
// Equation(s):
// \FLASHMEM_Controller1|Mux1~9_combout  = (\FLASHMEM_Controller1|Mux1~6_combout  & ((\FLASHMEM_Controller1|Mux1~8_combout ) # ((!\FLASHMEM_Controller1|shift_reg_idx [0])))) # (!\FLASHMEM_Controller1|Mux1~6_combout  & (((\FLASHMEM_Controller1|shift_reg_idx 
// [0] & \FLASHMEM_Controller1|Mux1~1_combout ))))

	.dataa(\FLASHMEM_Controller1|Mux1~6_combout ),
	.datab(\FLASHMEM_Controller1|Mux1~8_combout ),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datad(\FLASHMEM_Controller1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Mux1~9 .lut_mask = 16'hDA8A;
defparam \FLASHMEM_Controller1|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~3 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~3_combout  = (\FLASHMEM_Controller1|shift_reg_idx [1] & (((\FLASHMEM_Controller1|flash_opcode [0])) # (!\FLASHMEM_Controller1|shift_reg_idx [0]))) # (!\FLASHMEM_Controller1|shift_reg_idx [1] & 
// (\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_opcode [2]))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [1]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|flash_opcode [0]),
	.datad(\FLASHMEM_Controller1|flash_opcode [2]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~3_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~3 .lut_mask = 16'hE6A2;
defparam \FLASHMEM_Controller1|Selector63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~2 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~2_combout  = (\FLASHMEM_Controller1|shift_reg_idx [2] & ((\FLASHMEM_Controller1|shift_reg_idx [0]) # ((\FLASHMEM_Controller1|flash_opcode [1])))) # (!\FLASHMEM_Controller1|shift_reg_idx [2] & 
// (!\FLASHMEM_Controller1|shift_reg_idx [0] & ((\FLASHMEM_Controller1|flash_opcode [5]))))

	.dataa(\FLASHMEM_Controller1|shift_reg_idx [2]),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [0]),
	.datac(\FLASHMEM_Controller1|flash_opcode [1]),
	.datad(\FLASHMEM_Controller1|flash_opcode [5]),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~2 .lut_mask = 16'hB9A8;
defparam \FLASHMEM_Controller1|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~4 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~4_combout  = (\FLASHMEM_Controller1|Selector63~3_combout  & (\FLASHMEM_Controller1|trans_state.s_trans_opcode~q  & \FLASHMEM_Controller1|Selector63~2_combout ))

	.dataa(\FLASHMEM_Controller1|Selector63~3_combout ),
	.datab(\FLASHMEM_Controller1|trans_state.s_trans_opcode~q ),
	.datac(gnd),
	.datad(\FLASHMEM_Controller1|Selector63~2_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~4_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~4 .lut_mask = 16'h8800;
defparam \FLASHMEM_Controller1|Selector63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \FLASHMEM_Controller1|Add1~0 (
// Equation(s):
// \FLASHMEM_Controller1|Add1~0_combout  = \FLASHMEM_Controller1|shift_reg_idx [3] $ (\FLASHMEM_Controller1|shift_reg_idx [4])

	.dataa(gnd),
	.datab(\FLASHMEM_Controller1|shift_reg_idx [3]),
	.datac(\FLASHMEM_Controller1|shift_reg_idx [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Add1~0 .lut_mask = 16'h3C3C;
defparam \FLASHMEM_Controller1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~5 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~5_combout  = (\FLASHMEM_Controller1|Selector63~4_combout ) # ((\FLASHMEM_Controller1|Mux1~9_combout  & (\FLASHMEM_Controller1|trans_state.s_trans_addr~q  & \FLASHMEM_Controller1|Add1~0_combout )))

	.dataa(\FLASHMEM_Controller1|Mux1~9_combout ),
	.datab(\FLASHMEM_Controller1|Selector63~4_combout ),
	.datac(\FLASHMEM_Controller1|trans_state.s_trans_addr~q ),
	.datad(\FLASHMEM_Controller1|Add1~0_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~5_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~5 .lut_mask = 16'hECCC;
defparam \FLASHMEM_Controller1|Selector63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \FLASHMEM_Controller1|Selector63~11 (
// Equation(s):
// \FLASHMEM_Controller1|Selector63~11_combout  = (\FLASHMEM_Controller1|Selector63~12_combout ) # ((\FLASHMEM_Controller1|Selector63~5_combout ) # ((\FLASHMEM_Controller1|Selector63~9_combout  & \FLASHMEM_Controller1|Selector63~10_combout )))

	.dataa(\FLASHMEM_Controller1|Selector63~9_combout ),
	.datab(\FLASHMEM_Controller1|Selector63~12_combout ),
	.datac(\FLASHMEM_Controller1|Selector63~10_combout ),
	.datad(\FLASHMEM_Controller1|Selector63~5_combout ),
	.cin(gnd),
	.combout(\FLASHMEM_Controller1|Selector63~11_combout ),
	.cout());
// synopsys translate_off
defparam \FLASHMEM_Controller1|Selector63~11 .lut_mask = 16'hFFEC;
defparam \FLASHMEM_Controller1|Selector63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \FLASHMEM_Controller1|iob_mosi (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\FLASHMEM_Controller1|Selector63~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLASHMEM_Controller1|iob_mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLASHMEM_Controller1|iob_mosi .is_wysiwyg = "true";
defparam \FLASHMEM_Controller1|iob_mosi .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \TXD~input (
	.i(TXD),
	.ibar(gnd),
	.o(\TXD~input_o ));
// synopsys translate_off
defparam \TXD~input .bus_hold = "false";
defparam \TXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \SDRAM_DQ0~input (
	.i(SDRAM_DQ0),
	.ibar(gnd),
	.o(\SDRAM_DQ0~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ0~input .bus_hold = "false";
defparam \SDRAM_DQ0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \SDRAM_DQ1~input (
	.i(SDRAM_DQ1),
	.ibar(gnd),
	.o(\SDRAM_DQ1~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ1~input .bus_hold = "false";
defparam \SDRAM_DQ1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \SDRAM_DQ2~input (
	.i(SDRAM_DQ2),
	.ibar(gnd),
	.o(\SDRAM_DQ2~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ2~input .bus_hold = "false";
defparam \SDRAM_DQ2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \SDRAM_DQ3~input (
	.i(SDRAM_DQ3),
	.ibar(gnd),
	.o(\SDRAM_DQ3~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ3~input .bus_hold = "false";
defparam \SDRAM_DQ3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \SDRAM_DQ4~input (
	.i(SDRAM_DQ4),
	.ibar(gnd),
	.o(\SDRAM_DQ4~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ4~input .bus_hold = "false";
defparam \SDRAM_DQ4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \SDRAM_DQ5~input (
	.i(SDRAM_DQ5),
	.ibar(gnd),
	.o(\SDRAM_DQ5~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ5~input .bus_hold = "false";
defparam \SDRAM_DQ5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ6~input (
	.i(SDRAM_DQ6),
	.ibar(gnd),
	.o(\SDRAM_DQ6~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ6~input .bus_hold = "false";
defparam \SDRAM_DQ6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ7~input (
	.i(SDRAM_DQ7),
	.ibar(gnd),
	.o(\SDRAM_DQ7~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ7~input .bus_hold = "false";
defparam \SDRAM_DQ7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ8~input (
	.i(SDRAM_DQ8),
	.ibar(gnd),
	.o(\SDRAM_DQ8~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ8~input .bus_hold = "false";
defparam \SDRAM_DQ8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ9~input (
	.i(SDRAM_DQ9),
	.ibar(gnd),
	.o(\SDRAM_DQ9~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ9~input .bus_hold = "false";
defparam \SDRAM_DQ9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ10~input (
	.i(SDRAM_DQ10),
	.ibar(gnd),
	.o(\SDRAM_DQ10~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ10~input .bus_hold = "false";
defparam \SDRAM_DQ10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ11~input (
	.i(SDRAM_DQ11),
	.ibar(gnd),
	.o(\SDRAM_DQ11~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ11~input .bus_hold = "false";
defparam \SDRAM_DQ11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ12~input (
	.i(SDRAM_DQ12),
	.ibar(gnd),
	.o(\SDRAM_DQ12~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ12~input .bus_hold = "false";
defparam \SDRAM_DQ12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ13~input (
	.i(SDRAM_DQ13),
	.ibar(gnd),
	.o(\SDRAM_DQ13~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ13~input .bus_hold = "false";
defparam \SDRAM_DQ13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ14~input (
	.i(SDRAM_DQ14),
	.ibar(gnd),
	.o(\SDRAM_DQ14~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ14~input .bus_hold = "false";
defparam \SDRAM_DQ14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ15~input (
	.i(SDRAM_DQ15),
	.ibar(gnd),
	.o(\SDRAM_DQ15~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ15~input .bus_hold = "false";
defparam \SDRAM_DQ15~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
