
<div id="outline-container-org5e720e7" class="outline-2">
<h2 id="org5e720e7">序</h2>
<div class="outline-text-2" id="text-org5e720e7">
<p>
UVM register model为我们的寄存器验证提供了很大的帮助，多种集成register model的方法，尤其是使用layered register sequencer的方法，方便了间接访问寄存器的验证。
</p>
</div>
</div>

<div id="outline-container-orgf3e63c5" class="outline-2">
<h2 id="orgf3e63c5">uvm_users_guide_1.1的例子分析</h2>
<div class="outline-text-2" id="text-orgf3e63c5">
<p>
参考第5.9.2.3小节，
</p>

<div class="highlight"><pre><span></span><span class="o">//</span> <span class="n">translation</span> <span class="n">sequence</span> <span class="nb">type</span>
<span class="n">typedef</span> <span class="n">uvm_reg_sequence</span> <span class="c1">#(uvm_sequence #(apb_rw)) reg2apb_seq_t;</span>

<span class="k">class</span> <span class="nc">block_env</span> <span class="n">extends</span> <span class="n">uvm_env</span><span class="p">;</span>
  <span class="n">block_reg_model</span> <span class="n">regmodel</span><span class="p">;</span>
  <span class="n">uvm_sequencer</span><span class="c1">#(uvm_reg_item) reg_seqr;</span>
  <span class="n">apb_agent</span> <span class="n">apb</span><span class="p">;</span>
  <span class="n">reg2apb_seq_t</span> <span class="n">reg2apb_seq</span><span class="p">;</span>

  <span class="n">virtual</span> <span class="n">function</span> <span class="n">void</span> <span class="n">connect</span><span class="p">();</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">regmodel</span><span class="o">.</span><span class="n">get_parent</span><span class="p">()</span> <span class="o">==</span> <span class="n">null</span><span class="p">)</span> <span class="n">begin</span>
      <span class="n">regmodel</span><span class="o">.</span><span class="n">default_map</span><span class="o">.</span><span class="n">set_sequencer</span><span class="p">(</span><span class="n">reg_seqr</span><span class="p">,</span><span class="n">null</span><span class="p">);</span>
      <span class="n">reg2apb_seq</span> <span class="o">=</span> <span class="n">reg2apb_seq_t</span><span class="p">::</span><span class="n">type_id</span><span class="p">::</span><span class="n">create</span><span class="p">(</span><span class="s2">&quot;reg2apb_seq&quot;</span><span class="p">,,</span><span class="n">get_full_name</span><span class="p">());</span>
      <span class="n">reg2apb_seq</span><span class="o">.</span><span class="n">reg_seqr</span> <span class="o">=</span> <span class="n">reg_seqr</span><span class="p">;</span>
      <span class="n">reg2apb_seq</span><span class="o">.</span><span class="n">adapter</span> <span class="o">=</span>
      <span class="n">reg2apb_adapter</span><span class="p">::</span><span class="n">type_id</span><span class="p">::</span><span class="n">create</span><span class="p">(</span><span class="s2">&quot;reg2apb&quot;</span><span class="p">,,</span><span class="n">get_full_name</span><span class="p">());</span>
      <span class="n">regmodel</span><span class="o">.</span><span class="n">set_auto_predict</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
    <span class="n">end</span>
  <span class="n">endfunction</span>

  <span class="n">virtual</span> <span class="n">task</span> <span class="n">run</span><span class="p">();</span>
    <span class="n">reg2apb_seq</span><span class="o">.</span><span class="n">start</span><span class="p">(</span><span class="n">apb</span><span class="o">.</span><span class="n">sequencer</span><span class="p">);</span>
  <span class="n">endtask</span>
<span class="n">endclass</span>
</pre></div>

<p>
中间层sequencer上的sequence item类型是uvm_reg_item，也即是寄存器的读或者写操作了，其是class。
在test里，start translation sequence。
</p>

<div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">my_test</span> <span class="n">extends</span> <span class="n">uvm_test</span><span class="p">;</span>
  <span class="n">block_env</span> <span class="n">env</span><span class="p">;</span>
  <span class="n">virtual</span> <span class="n">function</span> <span class="n">void</span> <span class="n">run</span><span class="p">();</span>
    <span class="n">my_reg_sequence</span> <span class="n">seq</span> <span class="o">=</span> <span class="n">my_reg_sequence</span><span class="p">::</span><span class="n">type_id</span><span class="p">::</span><span class="n">create</span><span class="p">(</span><span class="s2">&quot;seq&quot;</span><span class="p">,</span><span class="n">this</span><span class="p">);</span>
    <span class="n">seq</span><span class="o">.</span><span class="n">start</span><span class="p">(</span><span class="n">env</span><span class="o">.</span><span class="n">reg_seqr</span><span class="p">);</span>
  <span class="n">endfunction</span>
<span class="n">endclass</span>
</pre></div>
</div>
</div>

<div id="outline-container-org517db86" class="outline-2">
<h2 id="org517db86">实际问题</h2>
<div class="outline-text-2" id="text-org517db86">
<p>
在我的实际应用中，是想把一个寄存器操作，转化为多个寄存器的读和写。这里，我把间接寄存器放在了一个独立的register map上(名为UnAddressedModules)，而不是default map。
</p>
<div class="highlight"><pre><span></span><span class="k">class</span> <span class="nc">wifi_t</span> <span class="n">extends</span> <span class="n">uvm_reg_block</span><span class="p">;</span>
<span class="o">...</span>
  <span class="n">uvm_reg_map</span> <span class="n">wifi_top</span><span class="p">;</span>
  <span class="n">uvm_reg_map</span> <span class="n">UnAddressedModules</span><span class="p">;</span>
<span class="o">...</span>
  <span class="n">virtual</span> <span class="n">function</span> <span class="n">void</span> <span class="n">build</span><span class="p">();</span>
    <span class="n">wifi_top</span> <span class="o">=</span> <span class="n">create_map</span><span class="p">(</span><span class="s2">&quot;wifi_top&quot;</span><span class="p">,</span> <span class="s1">&#39;h0, 4, UVM_LITTLE_ENDIAN, 1);</span>
    <span class="n">UnAddressedModules</span> <span class="o">=</span> <span class="n">create_map</span><span class="p">(</span><span class="s2">&quot;UnAddressedModules&quot;</span><span class="p">,</span> <span class="s1">&#39;h0, 4, UVM_LITTLE_ENDIAN, 1);</span>
    <span class="n">default_map</span> <span class="o">=</span> <span class="n">wifi_top</span><span class="p">;</span>
<span class="o">...</span>    
<span class="n">endclass</span>
</pre></div>

<p>
在env中，集成register model以及构建layer sequence。
</p>
<div class="highlight"><pre><span></span><span class="n">virtual</span> <span class="n">function</span> <span class="n">void</span> <span class="n">build_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="n">reg_seqr</span> <span class="o">=</span> <span class="n">uvm_sequencer</span><span class="c1">#(uvm_reg_item)::type_id::create(&quot;reg_seqr&quot;, this);</span>

    <span class="n">rdb</span> <span class="o">=</span> <span class="n">wifi_t</span><span class="p">::</span><span class="n">type_id</span><span class="p">::</span><span class="n">create</span><span class="p">(</span><span class="s2">&quot;rdb&quot;</span><span class="p">,</span> <span class="n">this</span><span class="p">);</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">configure</span><span class="p">(</span><span class="n">null</span><span class="p">,</span><span class="s2">&quot;&quot;</span><span class="p">);</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">build</span><span class="p">();</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">reset</span><span class="p">();</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">lock_model</span><span class="p">();</span>
  <span class="n">endfunction</span>

  <span class="n">virtual</span> <span class="n">function</span> <span class="n">void</span> <span class="n">connect_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="nb">super</span><span class="o">.</span><span class="n">connect_phase</span><span class="p">(</span><span class="n">phase</span><span class="p">);</span>

    <span class="n">vsequencer</span><span class="o">.</span><span class="n">ahb_master_sqr</span> <span class="o">=</span> <span class="n">ahb_master_uvc</span><span class="o">.</span><span class="n">sequencer</span><span class="p">;</span>
    <span class="n">vsequencer</span><span class="o">.</span><span class="n">reg_seqr</span>       <span class="o">=</span> <span class="n">reg_seqr</span><span class="p">;</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">default_map</span><span class="o">.</span><span class="n">set_sequencer</span><span class="p">(</span><span class="n">vsequencer</span><span class="o">.</span><span class="n">ahb_master_sqr</span><span class="p">,</span> <span class="n">reg2ahb</span><span class="p">);</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">default_map</span><span class="o">.</span><span class="n">set_auto_predict</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

    <span class="n">rdb</span><span class="o">.</span><span class="n">UnAddressedModules</span><span class="o">.</span><span class="n">set_sequencer</span><span class="p">(</span><span class="n">reg_seqr</span><span class="p">,</span><span class="n">null</span><span class="p">);</span> <span class="o">//</span> <span class="n">note</span> <span class="n">that</span> <span class="n">do</span> <span class="ow">not</span> <span class="nb">set</span> <span class="n">adapter</span> <span class="n">here</span>
    <span class="n">rdb</span><span class="o">.</span><span class="n">UnAddressedModules</span><span class="o">.</span><span class="n">set_auto_predict</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

    <span class="n">reg_tl_seq</span> <span class="o">=</span> <span class="n">reg_tl_seq_t</span><span class="p">::</span><span class="n">type_id</span><span class="p">::</span><span class="n">create</span><span class="p">(</span><span class="s2">&quot;reg_tl_seq&quot;</span><span class="p">,,</span><span class="n">get_full_name</span><span class="p">());</span>
    <span class="n">req_tl_seq</span><span class="o">.</span><span class="n">reg_seqr</span> <span class="o">=</span> <span class="n">reg_seqr</span><span class="p">;</span> <span class="o">//</span> <span class="nb">set</span> <span class="n">upstream</span> <span class="n">sequencer</span>
    <span class="n">req_tl_seq</span><span class="o">.</span><span class="n">rdb</span> <span class="o">=</span> <span class="n">this</span><span class="o">.</span><span class="n">rdb</span><span class="p">;</span>
    <span class="n">req_tl_seq</span><span class="o">.</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">reg2ahb</span><span class="p">;</span>
    <span class="n">reg_tl_seq</span><span class="o">.</span><span class="n">phy_bank_cfg</span> <span class="o">=</span> <span class="n">env_cfg</span><span class="o">.</span><span class="n">phy_bank_cfg</span><span class="p">;</span>

  <span class="n">endfunction</span>

  <span class="n">virtual</span> <span class="n">task</span> <span class="n">main_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="nb">super</span><span class="o">.</span><span class="n">main_phase</span><span class="p">(</span><span class="n">phase</span><span class="p">);</span>
    <span class="n">env_cfg</span><span class="o">.</span><span class="k">print</span><span class="p">();</span>
    <span class="n">reg_tl_seq</span><span class="o">.</span><span class="n">start</span><span class="p">(</span><span class="n">vsequncer</span><span class="o">.</span><span class="n">ahb_master_sqr</span><span class="p">);</span>
  <span class="n">endtask</span>
</pre></div>

<p>
回过头来，参考uvm_reg_sequence.svh。
</p>
<div class="highlight"><pre><span></span><span class="n">virtual</span> <span class="n">task</span> <span class="n">body</span><span class="p">();</span>
    <span class="o">...</span>
    <span class="n">forever</span> <span class="n">begin</span>
      <span class="n">uvm_reg_item</span> <span class="n">reg_item</span><span class="p">;</span>
      <span class="n">reg_seqr</span><span class="o">.</span><span class="n">peek</span><span class="p">(</span><span class="n">reg_item</span><span class="p">);</span>
      <span class="n">do_reg_item</span><span class="p">(</span><span class="n">reg_item</span><span class="p">);</span>
      <span class="n">reg_seqr</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">reg_item</span><span class="p">);</span>
      <span class="c1">#0;</span>
    <span class="n">end</span>
  <span class="n">endtask</span>
</pre></div>

<p>
所以，我自己的sequence为下面的代码，因为不是uvm_reg_sequence的子类，所以需要手动实现上面body类似代码。
</p>
<div class="highlight"><pre><span></span><span class="n">virtual</span> <span class="n">task</span> <span class="n">body</span><span class="p">();</span>
  <span class="o">...</span>
  <span class="n">forever</span> <span class="n">begin</span>
    <span class="n">uvm_reg_item</span> <span class="n">req</span><span class="p">;</span>
    <span class="n">reg_seqr</span><span class="o">.</span><span class="n">peek</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
    <span class="n">select_bank</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">.</span><span class="n">kind</span> <span class="o">==</span> <span class="n">UVM_READ</span><span class="p">)</span> <span class="n">begin</span>
      <span class="n">read_data</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
    <span class="n">end</span>
    <span class="k">else</span> <span class="n">begin</span>
      <span class="n">write_data</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
    <span class="n">end</span>
    <span class="n">reg_seqr</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
    <span class="c1">#0;</span>
    <span class="n">req</span><span class="o">.</span><span class="n">end_tr</span><span class="p">();</span>
  <span class="n">end</span>
</pre></div>

<p>
注意，reg_seqr没有对应的driver与之相连，所以要手动end_tr，否则sequence在发出第一个包后，卡住不动，因为没有consume掉这个transaction。可以参考代码uvm_reg_map.svh。
</p>
<div class="highlight"><pre><span></span><span class="n">task</span> <span class="n">uvm_reg_map</span><span class="p">::</span><span class="n">do_write</span><span class="p">(</span><span class="n">uvm_reg_item</span> <span class="n">rw</span><span class="p">);</span>
  <span class="o">...</span>
  <span class="n">rw</span><span class="o">.</span><span class="n">parent</span><span class="o">.</span><span class="n">start_item</span><span class="p">(</span><span class="n">rw</span><span class="p">,</span><span class="n">rw</span><span class="o">.</span><span class="n">prior</span><span class="p">);</span>
  <span class="n">rw</span><span class="o">.</span><span class="n">parent</span><span class="o">.</span><span class="n">finish_item</span><span class="p">(</span><span class="n">rw</span><span class="p">);</span>
  <span class="n">rw</span><span class="o">.</span><span class="n">end_event</span><span class="o">.</span><span class="n">wait_on</span><span class="p">();</span><span class="o">//</span> <span class="n">wait</span> <span class="n">rw</span> <span class="n">to</span> <span class="n">be</span> <span class="n">consumed</span>
<span class="n">endtask</span>
</pre></div>
</div>
</div>

<div id="outline-container-orgf0ac979" class="outline-2">
<h2 id="orgf0ac979">总结</h2>
<div class="outline-text-2" id="text-orgf0ac979">
<p>
层次化的集成register model的方法，处理间接访问寄存器，可行有效，但要注意一些小细节，比如关于transaction生命周期的。
</p>
</div>
</div>
