read -sv run_verilog_mid/adder_32b_10_96_28a116ff41a8c96636c44c5d69af78a2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_96_28a116ff41a8c96636c44c5d69af78a2_yosys.v
