// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/09/2023 16:30:54"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga (
	clk_50MHz,
	clear,
	clk_25MHz,
	h_sync,
	v_sync,
	sync_n,
	blank_n,
	red_out,
	green_out,
	blue_out);
input 	clk_50MHz;
input 	clear;
output 	clk_25MHz;
output 	h_sync;
output 	v_sync;
output 	sync_n;
output 	blank_n;
output 	[7:0] red_out;
output 	[7:0] green_out;
output 	[7:0] blue_out;

// Design Ports Information
// clk_25MHz	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50MHz	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clear	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50MHz~input_o ;
wire \bits|control|clk_25MHz~0_combout ;
wire \clear~input_o ;
wire \bits|control|clk_25MHz~q ;
wire \clk_50MHz~inputCLKENA0_outclk ;
wire \bits|control|Add1~13_sumout ;
wire \bits|control|Add1~22 ;
wire \bits|control|Add1~37_sumout ;
wire \bits|control|Add1~38 ;
wire \bits|control|Add1~1_sumout ;
wire \bits|control|Add1~2 ;
wire \bits|control|Add1~5_sumout ;
wire \bits|control|Add1~6 ;
wire \bits|control|Add1~25_sumout ;
wire \bits|control|Add1~26 ;
wire \bits|control|Add1~29_sumout ;
wire \bits|control|Add1~30 ;
wire \bits|control|Add1~33_sumout ;
wire \bits|control|Equal0~1_combout ;
wire \bits|control|Equal0~2_combout ;
wire \bits|control|Add1~14 ;
wire \bits|control|Add1~9_sumout ;
wire \bits|control|Add1~10 ;
wire \bits|control|Add1~17_sumout ;
wire \bits|control|Add1~18 ;
wire \bits|control|Add1~21_sumout ;
wire \bits|control|Equal0~0_combout ;
wire \bits|control|Equal4~0_combout ;
wire \bits|control|Equal4~1_combout ;
wire \bits|control|Equal2~0_combout ;
wire \bits|control|h_sync~0_combout ;
wire \bits|control|h_sync~combout ;
wire \bits|vga_hsync~q ;
wire \bits|control|Add0~5_sumout ;
wire \bits|control|Add0~18 ;
wire \bits|control|Add0~1_sumout ;
wire \bits|control|v_count[9]~0_combout ;
wire \bits|control|Add0~2 ;
wire \bits|control|Add0~25_sumout ;
wire \bits|control|Add0~26 ;
wire \bits|control|Add0~29_sumout ;
wire \bits|control|Add0~30 ;
wire \bits|control|Add0~21_sumout ;
wire \bits|control|Add0~22 ;
wire \bits|control|Add0~33_sumout ;
wire \bits|control|Add0~34 ;
wire \bits|control|Add0~37_sumout ;
wire \bits|control|Add0~38 ;
wire \bits|control|Add0~9_sumout ;
wire \bits|control|Equal1~0_combout ;
wire \bits|control|Equal1~1_combout ;
wire \bits|control|Add0~6 ;
wire \bits|control|Add0~13_sumout ;
wire \bits|control|Add0~14 ;
wire \bits|control|Add0~17_sumout ;
wire \bits|control|Equal8~0_combout ;
wire \bits|control|Equal8~1_combout ;
wire \bits|control|Equal6~0_combout ;
wire \bits|control|v_sync~0_combout ;
wire \bits|control|v_sync~combout ;
wire \bits|vga_vsync~q ;
wire [9:0] \bits|control|h_count ;
wire [9:0] \bits|control|v_count ;


// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25MHz~output (
	.i(\bits|control|clk_25MHz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25MHz),
	.obar());
// synopsys translate_off
defparam \clk_25MHz~output .bus_hold = "false";
defparam \clk_25MHz~output .open_drain_output = "false";
defparam \clk_25MHz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\bits|vga_hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\bits|vga_vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_n),
	.obar());
// synopsys translate_off
defparam \sync_n~output .bus_hold = "false";
defparam \sync_n~output .open_drain_output = "false";
defparam \sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_n),
	.obar());
// synopsys translate_off
defparam \blank_n~output .bus_hold = "false";
defparam \blank_n~output .open_drain_output = "false";
defparam \blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[0]),
	.obar());
// synopsys translate_off
defparam \red_out[0]~output .bus_hold = "false";
defparam \red_out[0]~output .open_drain_output = "false";
defparam \red_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[1]),
	.obar());
// synopsys translate_off
defparam \red_out[1]~output .bus_hold = "false";
defparam \red_out[1]~output .open_drain_output = "false";
defparam \red_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[2]),
	.obar());
// synopsys translate_off
defparam \red_out[2]~output .bus_hold = "false";
defparam \red_out[2]~output .open_drain_output = "false";
defparam \red_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[3]),
	.obar());
// synopsys translate_off
defparam \red_out[3]~output .bus_hold = "false";
defparam \red_out[3]~output .open_drain_output = "false";
defparam \red_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[4]),
	.obar());
// synopsys translate_off
defparam \red_out[4]~output .bus_hold = "false";
defparam \red_out[4]~output .open_drain_output = "false";
defparam \red_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[5]),
	.obar());
// synopsys translate_off
defparam \red_out[5]~output .bus_hold = "false";
defparam \red_out[5]~output .open_drain_output = "false";
defparam \red_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[6]),
	.obar());
// synopsys translate_off
defparam \red_out[6]~output .bus_hold = "false";
defparam \red_out[6]~output .open_drain_output = "false";
defparam \red_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[7]),
	.obar());
// synopsys translate_off
defparam \red_out[7]~output .bus_hold = "false";
defparam \red_out[7]~output .open_drain_output = "false";
defparam \red_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[0]),
	.obar());
// synopsys translate_off
defparam \green_out[0]~output .bus_hold = "false";
defparam \green_out[0]~output .open_drain_output = "false";
defparam \green_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[1]),
	.obar());
// synopsys translate_off
defparam \green_out[1]~output .bus_hold = "false";
defparam \green_out[1]~output .open_drain_output = "false";
defparam \green_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[2]),
	.obar());
// synopsys translate_off
defparam \green_out[2]~output .bus_hold = "false";
defparam \green_out[2]~output .open_drain_output = "false";
defparam \green_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[3]),
	.obar());
// synopsys translate_off
defparam \green_out[3]~output .bus_hold = "false";
defparam \green_out[3]~output .open_drain_output = "false";
defparam \green_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[4]),
	.obar());
// synopsys translate_off
defparam \green_out[4]~output .bus_hold = "false";
defparam \green_out[4]~output .open_drain_output = "false";
defparam \green_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[5]),
	.obar());
// synopsys translate_off
defparam \green_out[5]~output .bus_hold = "false";
defparam \green_out[5]~output .open_drain_output = "false";
defparam \green_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[6]),
	.obar());
// synopsys translate_off
defparam \green_out[6]~output .bus_hold = "false";
defparam \green_out[6]~output .open_drain_output = "false";
defparam \green_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[7]),
	.obar());
// synopsys translate_off
defparam \green_out[7]~output .bus_hold = "false";
defparam \green_out[7]~output .open_drain_output = "false";
defparam \green_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[0]),
	.obar());
// synopsys translate_off
defparam \blue_out[0]~output .bus_hold = "false";
defparam \blue_out[0]~output .open_drain_output = "false";
defparam \blue_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[1]),
	.obar());
// synopsys translate_off
defparam \blue_out[1]~output .bus_hold = "false";
defparam \blue_out[1]~output .open_drain_output = "false";
defparam \blue_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[2]),
	.obar());
// synopsys translate_off
defparam \blue_out[2]~output .bus_hold = "false";
defparam \blue_out[2]~output .open_drain_output = "false";
defparam \blue_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[3]),
	.obar());
// synopsys translate_off
defparam \blue_out[3]~output .bus_hold = "false";
defparam \blue_out[3]~output .open_drain_output = "false";
defparam \blue_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[4]),
	.obar());
// synopsys translate_off
defparam \blue_out[4]~output .bus_hold = "false";
defparam \blue_out[4]~output .open_drain_output = "false";
defparam \blue_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[5]),
	.obar());
// synopsys translate_off
defparam \blue_out[5]~output .bus_hold = "false";
defparam \blue_out[5]~output .open_drain_output = "false";
defparam \blue_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[6]),
	.obar());
// synopsys translate_off
defparam \blue_out[6]~output .bus_hold = "false";
defparam \blue_out[6]~output .open_drain_output = "false";
defparam \blue_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[7]),
	.obar());
// synopsys translate_off
defparam \blue_out[7]~output .bus_hold = "false";
defparam \blue_out[7]~output .open_drain_output = "false";
defparam \blue_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50MHz~input (
	.i(clk_50MHz),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50MHz~input_o ));
// synopsys translate_off
defparam \clk_50MHz~input .bus_hold = "false";
defparam \clk_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N6
cyclonev_lcell_comb \bits|control|clk_25MHz~0 (
// Equation(s):
// \bits|control|clk_25MHz~0_combout  = ( !\bits|control|clk_25MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bits|control|clk_25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|clk_25MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|clk_25MHz~0 .extended_lut = "off";
defparam \bits|control|clk_25MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bits|control|clk_25MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \clear~input (
	.i(clear),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clear~input_o ));
// synopsys translate_off
defparam \clear~input .bus_hold = "false";
defparam \clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y76_N44
dffeas \bits|control|clk_25MHz (
	.clk(\clk_50MHz~input_o ),
	.d(gnd),
	.asdata(\bits|control|clk_25MHz~0_combout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|clk_25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|clk_25MHz .is_wysiwyg = "true";
defparam \bits|control|clk_25MHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_50MHz~inputCLKENA0 (
	.inclk(\clk_50MHz~input_o ),
	.ena(vcc),
	.outclk(\clk_50MHz~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_50MHz~inputCLKENA0 .clock_type = "global clock";
defparam \clk_50MHz~inputCLKENA0 .disable_mode = "low";
defparam \clk_50MHz~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_50MHz~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_50MHz~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N0
cyclonev_lcell_comb \bits|control|Add1~13 (
// Equation(s):
// \bits|control|Add1~13_sumout  = SUM(( \bits|control|h_count [0] ) + ( VCC ) + ( !VCC ))
// \bits|control|Add1~14  = CARRY(( \bits|control|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~13_sumout ),
	.cout(\bits|control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~13 .extended_lut = "off";
defparam \bits|control|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \bits|control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N9
cyclonev_lcell_comb \bits|control|Add1~21 (
// Equation(s):
// \bits|control|Add1~21_sumout  = SUM(( \bits|control|h_count [3] ) + ( GND ) + ( \bits|control|Add1~18  ))
// \bits|control|Add1~22  = CARRY(( \bits|control|h_count [3] ) + ( GND ) + ( \bits|control|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~21_sumout ),
	.cout(\bits|control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~21 .extended_lut = "off";
defparam \bits|control|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N12
cyclonev_lcell_comb \bits|control|Add1~37 (
// Equation(s):
// \bits|control|Add1~37_sumout  = SUM(( \bits|control|h_count [4] ) + ( GND ) + ( \bits|control|Add1~22  ))
// \bits|control|Add1~38  = CARRY(( \bits|control|h_count [4] ) + ( GND ) + ( \bits|control|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~37_sumout ),
	.cout(\bits|control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~37 .extended_lut = "off";
defparam \bits|control|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N14
dffeas \bits|control|h_count[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[4] .is_wysiwyg = "true";
defparam \bits|control|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N15
cyclonev_lcell_comb \bits|control|Add1~1 (
// Equation(s):
// \bits|control|Add1~1_sumout  = SUM(( \bits|control|h_count [5] ) + ( GND ) + ( \bits|control|Add1~38  ))
// \bits|control|Add1~2  = CARRY(( \bits|control|h_count [5] ) + ( GND ) + ( \bits|control|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~1_sumout ),
	.cout(\bits|control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~1 .extended_lut = "off";
defparam \bits|control|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N17
dffeas \bits|control|h_count[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[5] .is_wysiwyg = "true";
defparam \bits|control|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \bits|control|Add1~5 (
// Equation(s):
// \bits|control|Add1~5_sumout  = SUM(( \bits|control|h_count [6] ) + ( GND ) + ( \bits|control|Add1~2  ))
// \bits|control|Add1~6  = CARRY(( \bits|control|h_count [6] ) + ( GND ) + ( \bits|control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~5_sumout ),
	.cout(\bits|control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~5 .extended_lut = "off";
defparam \bits|control|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N20
dffeas \bits|control|h_count[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[6] .is_wysiwyg = "true";
defparam \bits|control|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N21
cyclonev_lcell_comb \bits|control|Add1~25 (
// Equation(s):
// \bits|control|Add1~25_sumout  = SUM(( \bits|control|h_count [7] ) + ( GND ) + ( \bits|control|Add1~6  ))
// \bits|control|Add1~26  = CARRY(( \bits|control|h_count [7] ) + ( GND ) + ( \bits|control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~25_sumout ),
	.cout(\bits|control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~25 .extended_lut = "off";
defparam \bits|control|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N23
dffeas \bits|control|h_count[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[7] .is_wysiwyg = "true";
defparam \bits|control|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \bits|control|Add1~29 (
// Equation(s):
// \bits|control|Add1~29_sumout  = SUM(( \bits|control|h_count [8] ) + ( GND ) + ( \bits|control|Add1~26  ))
// \bits|control|Add1~30  = CARRY(( \bits|control|h_count [8] ) + ( GND ) + ( \bits|control|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~29_sumout ),
	.cout(\bits|control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~29 .extended_lut = "off";
defparam \bits|control|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N26
dffeas \bits|control|h_count[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[8] .is_wysiwyg = "true";
defparam \bits|control|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N27
cyclonev_lcell_comb \bits|control|Add1~33 (
// Equation(s):
// \bits|control|Add1~33_sumout  = SUM(( \bits|control|h_count [9] ) + ( GND ) + ( \bits|control|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~33 .extended_lut = "off";
defparam \bits|control|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N29
dffeas \bits|control|h_count[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[9] .is_wysiwyg = "true";
defparam \bits|control|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N48
cyclonev_lcell_comb \bits|control|Equal0~1 (
// Equation(s):
// \bits|control|Equal0~1_combout  = ( !\bits|control|h_count [4] & ( (!\bits|control|h_count [6] & !\bits|control|h_count [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bits|control|h_count [6]),
	.datad(!\bits|control|h_count [7]),
	.datae(gnd),
	.dataf(!\bits|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal0~1 .extended_lut = "off";
defparam \bits|control|Equal0~1 .lut_mask = 64'hF000F00000000000;
defparam \bits|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N51
cyclonev_lcell_comb \bits|control|Equal0~2 (
// Equation(s):
// \bits|control|Equal0~2_combout  = ( \bits|control|Equal0~0_combout  & ( (\bits|control|h_count [8] & (\bits|control|h_count [9] & (\bits|control|h_count [5] & \bits|control|Equal0~1_combout ))) ) )

	.dataa(!\bits|control|h_count [8]),
	.datab(!\bits|control|h_count [9]),
	.datac(!\bits|control|h_count [5]),
	.datad(!\bits|control|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\bits|control|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal0~2 .extended_lut = "off";
defparam \bits|control|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \bits|control|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N35
dffeas \bits|control|h_count[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\bits|control|Add1~13_sumout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(vcc),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[0] .is_wysiwyg = "true";
defparam \bits|control|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N3
cyclonev_lcell_comb \bits|control|Add1~9 (
// Equation(s):
// \bits|control|Add1~9_sumout  = SUM(( \bits|control|h_count [1] ) + ( GND ) + ( \bits|control|Add1~14  ))
// \bits|control|Add1~10  = CARRY(( \bits|control|h_count [1] ) + ( GND ) + ( \bits|control|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~9_sumout ),
	.cout(\bits|control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~9 .extended_lut = "off";
defparam \bits|control|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N5
dffeas \bits|control|h_count[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[1] .is_wysiwyg = "true";
defparam \bits|control|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N6
cyclonev_lcell_comb \bits|control|Add1~17 (
// Equation(s):
// \bits|control|Add1~17_sumout  = SUM(( \bits|control|h_count [2] ) + ( GND ) + ( \bits|control|Add1~10  ))
// \bits|control|Add1~18  = CARRY(( \bits|control|h_count [2] ) + ( GND ) + ( \bits|control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add1~17_sumout ),
	.cout(\bits|control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add1~17 .extended_lut = "off";
defparam \bits|control|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N8
dffeas \bits|control|h_count[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[2] .is_wysiwyg = "true";
defparam \bits|control|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N10
dffeas \bits|control|h_count[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal0~2_combout ),
	.sload(gnd),
	.ena(\bits|control|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|h_count[3] .is_wysiwyg = "true";
defparam \bits|control|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N54
cyclonev_lcell_comb \bits|control|Equal0~0 (
// Equation(s):
// \bits|control|Equal0~0_combout  = ( !\bits|control|h_count [2] & ( (!\bits|control|h_count [3] & (!\bits|control|h_count [0] & !\bits|control|h_count [1])) ) )

	.dataa(!\bits|control|h_count [3]),
	.datab(gnd),
	.datac(!\bits|control|h_count [0]),
	.datad(!\bits|control|h_count [1]),
	.datae(gnd),
	.dataf(!\bits|control|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal0~0 .extended_lut = "off";
defparam \bits|control|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \bits|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N42
cyclonev_lcell_comb \bits|control|Equal4~0 (
// Equation(s):
// \bits|control|Equal4~0_combout  = ( \bits|control|h_count [4] & ( (!\bits|control|h_count [8] & (\bits|control|h_count [9] & \bits|control|h_count [7])) ) )

	.dataa(!\bits|control|h_count [8]),
	.datab(!\bits|control|h_count [9]),
	.datac(!\bits|control|h_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bits|control|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal4~0 .extended_lut = "off";
defparam \bits|control|Equal4~0 .lut_mask = 64'h0000000002020202;
defparam \bits|control|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N36
cyclonev_lcell_comb \bits|control|Equal4~1 (
// Equation(s):
// \bits|control|Equal4~1_combout  = ( \bits|control|Equal4~0_combout  & ( (\bits|control|Equal0~0_combout  & (!\bits|control|h_count [6] & !\bits|control|h_count [5])) ) )

	.dataa(!\bits|control|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\bits|control|h_count [6]),
	.datad(!\bits|control|h_count [5]),
	.datae(gnd),
	.dataf(!\bits|control|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal4~1 .extended_lut = "off";
defparam \bits|control|Equal4~1 .lut_mask = 64'h0000000050005000;
defparam \bits|control|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N45
cyclonev_lcell_comb \bits|control|Equal2~0 (
// Equation(s):
// \bits|control|Equal2~0_combout  = ( \bits|control|Equal0~1_combout  & ( (!\bits|control|h_count [8] & (!\bits|control|h_count [9] & (\bits|control|Equal0~0_combout  & !\bits|control|h_count [5]))) ) )

	.dataa(!\bits|control|h_count [8]),
	.datab(!\bits|control|h_count [9]),
	.datac(!\bits|control|Equal0~0_combout ),
	.datad(!\bits|control|h_count [5]),
	.datae(gnd),
	.dataf(!\bits|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal2~0 .extended_lut = "off";
defparam \bits|control|Equal2~0 .lut_mask = 64'h0000000008000800;
defparam \bits|control|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N39
cyclonev_lcell_comb \bits|control|h_sync~0 (
// Equation(s):
// \bits|control|h_sync~0_combout  = ( \bits|control|h_count [6] & ( (\bits|control|h_count [5] & (\bits|control|Equal4~0_combout  & \bits|control|Equal0~0_combout )) ) ) # ( !\bits|control|h_count [6] & ( (!\bits|control|h_count [5] & 
// (\bits|control|Equal4~0_combout  & \bits|control|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\bits|control|h_count [5]),
	.datac(!\bits|control|Equal4~0_combout ),
	.datad(!\bits|control|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\bits|control|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|h_sync~0 .extended_lut = "off";
defparam \bits|control|h_sync~0 .lut_mask = 64'h000C000C00030003;
defparam \bits|control|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N57
cyclonev_lcell_comb \bits|control|h_sync (
// Equation(s):
// \bits|control|h_sync~combout  = ( \bits|control|h_sync~0_combout  & ( (!\bits|control|Equal4~1_combout ) # (\bits|control|Equal2~0_combout ) ) ) # ( !\bits|control|h_sync~0_combout  & ( (\bits|control|Equal2~0_combout ) # (\bits|control|h_sync~combout ) ) 
// )

	.dataa(gnd),
	.datab(!\bits|control|Equal4~1_combout ),
	.datac(!\bits|control|h_sync~combout ),
	.datad(!\bits|control|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\bits|control|h_sync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|h_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|h_sync .extended_lut = "off";
defparam \bits|control|h_sync .lut_mask = 64'h0FFF0FFFCCFFCCFF;
defparam \bits|control|h_sync .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N5
dffeas \bits|vga_hsync (
	.clk(\bits|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bits|control|h_sync~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|vga_hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bits|vga_hsync .is_wysiwyg = "true";
defparam \bits|vga_hsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \bits|control|Add0~5 (
// Equation(s):
// \bits|control|Add0~5_sumout  = SUM(( \bits|control|v_count [0] ) + ( VCC ) + ( !VCC ))
// \bits|control|Add0~6  = CARRY(( \bits|control|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~5_sumout ),
	.cout(\bits|control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~5 .extended_lut = "off";
defparam \bits|control|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \bits|control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N36
cyclonev_lcell_comb \bits|control|Add0~17 (
// Equation(s):
// \bits|control|Add0~17_sumout  = SUM(( \bits|control|v_count [2] ) + ( GND ) + ( \bits|control|Add0~14  ))
// \bits|control|Add0~18  = CARRY(( \bits|control|v_count [2] ) + ( GND ) + ( \bits|control|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~17_sumout ),
	.cout(\bits|control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~17 .extended_lut = "off";
defparam \bits|control|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N39
cyclonev_lcell_comb \bits|control|Add0~1 (
// Equation(s):
// \bits|control|Add0~1_sumout  = SUM(( \bits|control|v_count [3] ) + ( GND ) + ( \bits|control|Add0~18  ))
// \bits|control|Add0~2  = CARRY(( \bits|control|v_count [3] ) + ( GND ) + ( \bits|control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~1_sumout ),
	.cout(\bits|control|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~1 .extended_lut = "off";
defparam \bits|control|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N30
cyclonev_lcell_comb \bits|control|v_count[9]~0 (
// Equation(s):
// \bits|control|v_count[9]~0_combout  = ( \bits|control|h_count [8] & ( \bits|control|Equal0~0_combout  & ( (\bits|control|clk_25MHz~q  & (\bits|control|Equal0~1_combout  & (\bits|control|h_count [9] & \bits|control|h_count [5]))) ) ) )

	.dataa(!\bits|control|clk_25MHz~q ),
	.datab(!\bits|control|Equal0~1_combout ),
	.datac(!\bits|control|h_count [9]),
	.datad(!\bits|control|h_count [5]),
	.datae(!\bits|control|h_count [8]),
	.dataf(!\bits|control|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|v_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|v_count[9]~0 .extended_lut = "off";
defparam \bits|control|v_count[9]~0 .lut_mask = 64'h0000000000000001;
defparam \bits|control|v_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N41
dffeas \bits|control|v_count[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[3] .is_wysiwyg = "true";
defparam \bits|control|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \bits|control|Add0~25 (
// Equation(s):
// \bits|control|Add0~25_sumout  = SUM(( \bits|control|v_count [4] ) + ( GND ) + ( \bits|control|Add0~2  ))
// \bits|control|Add0~26  = CARRY(( \bits|control|v_count [4] ) + ( GND ) + ( \bits|control|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~25_sumout ),
	.cout(\bits|control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~25 .extended_lut = "off";
defparam \bits|control|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N44
dffeas \bits|control|v_count[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[4] .is_wysiwyg = "true";
defparam \bits|control|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N45
cyclonev_lcell_comb \bits|control|Add0~29 (
// Equation(s):
// \bits|control|Add0~29_sumout  = SUM(( \bits|control|v_count [5] ) + ( GND ) + ( \bits|control|Add0~26  ))
// \bits|control|Add0~30  = CARRY(( \bits|control|v_count [5] ) + ( GND ) + ( \bits|control|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~29_sumout ),
	.cout(\bits|control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~29 .extended_lut = "off";
defparam \bits|control|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N47
dffeas \bits|control|v_count[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[5] .is_wysiwyg = "true";
defparam \bits|control|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N48
cyclonev_lcell_comb \bits|control|Add0~21 (
// Equation(s):
// \bits|control|Add0~21_sumout  = SUM(( \bits|control|v_count [6] ) + ( GND ) + ( \bits|control|Add0~30  ))
// \bits|control|Add0~22  = CARRY(( \bits|control|v_count [6] ) + ( GND ) + ( \bits|control|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~21_sumout ),
	.cout(\bits|control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~21 .extended_lut = "off";
defparam \bits|control|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N50
dffeas \bits|control|v_count[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[6] .is_wysiwyg = "true";
defparam \bits|control|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N51
cyclonev_lcell_comb \bits|control|Add0~33 (
// Equation(s):
// \bits|control|Add0~33_sumout  = SUM(( \bits|control|v_count [7] ) + ( GND ) + ( \bits|control|Add0~22  ))
// \bits|control|Add0~34  = CARRY(( \bits|control|v_count [7] ) + ( GND ) + ( \bits|control|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~33_sumout ),
	.cout(\bits|control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~33 .extended_lut = "off";
defparam \bits|control|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N53
dffeas \bits|control|v_count[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[7] .is_wysiwyg = "true";
defparam \bits|control|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N54
cyclonev_lcell_comb \bits|control|Add0~37 (
// Equation(s):
// \bits|control|Add0~37_sumout  = SUM(( \bits|control|v_count [8] ) + ( GND ) + ( \bits|control|Add0~34  ))
// \bits|control|Add0~38  = CARRY(( \bits|control|v_count [8] ) + ( GND ) + ( \bits|control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~37_sumout ),
	.cout(\bits|control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~37 .extended_lut = "off";
defparam \bits|control|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N56
dffeas \bits|control|v_count[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[8] .is_wysiwyg = "true";
defparam \bits|control|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N57
cyclonev_lcell_comb \bits|control|Add0~9 (
// Equation(s):
// \bits|control|Add0~9_sumout  = SUM(( \bits|control|v_count [9] ) + ( GND ) + ( \bits|control|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~9 .extended_lut = "off";
defparam \bits|control|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N59
dffeas \bits|control|v_count[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[9] .is_wysiwyg = "true";
defparam \bits|control|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \bits|control|Equal1~0 (
// Equation(s):
// \bits|control|Equal1~0_combout  = ( !\bits|control|v_count [4] & ( (!\bits|control|v_count [6] & (!\bits|control|v_count [5] & (!\bits|control|v_count [1] & !\bits|control|v_count [2]))) ) )

	.dataa(!\bits|control|v_count [6]),
	.datab(!\bits|control|v_count [5]),
	.datac(!\bits|control|v_count [1]),
	.datad(!\bits|control|v_count [2]),
	.datae(gnd),
	.dataf(!\bits|control|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal1~0 .extended_lut = "off";
defparam \bits|control|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \bits|control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \bits|control|Equal1~1 (
// Equation(s):
// \bits|control|Equal1~1_combout  = ( \bits|control|v_count [9] & ( \bits|control|Equal1~0_combout  & ( (!\bits|control|v_count [8] & (!\bits|control|v_count [7] & (\bits|control|v_count [0] & \bits|control|v_count [3]))) ) ) )

	.dataa(!\bits|control|v_count [8]),
	.datab(!\bits|control|v_count [7]),
	.datac(!\bits|control|v_count [0]),
	.datad(!\bits|control|v_count [3]),
	.datae(!\bits|control|v_count [9]),
	.dataf(!\bits|control|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal1~1 .extended_lut = "off";
defparam \bits|control|Equal1~1 .lut_mask = 64'h0000000000000008;
defparam \bits|control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N17
dffeas \bits|control|v_count[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\bits|control|Add0~5_sumout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(vcc),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[0] .is_wysiwyg = "true";
defparam \bits|control|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N33
cyclonev_lcell_comb \bits|control|Add0~13 (
// Equation(s):
// \bits|control|Add0~13_sumout  = SUM(( \bits|control|v_count [1] ) + ( GND ) + ( \bits|control|Add0~6  ))
// \bits|control|Add0~14  = CARRY(( \bits|control|v_count [1] ) + ( GND ) + ( \bits|control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bits|control|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bits|control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bits|control|Add0~13_sumout ),
	.cout(\bits|control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \bits|control|Add0~13 .extended_lut = "off";
defparam \bits|control|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \bits|control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N35
dffeas \bits|control|v_count[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[1] .is_wysiwyg = "true";
defparam \bits|control|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N38
dffeas \bits|control|v_count[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\bits|control|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\bits|control|Equal1~1_combout ),
	.sload(gnd),
	.ena(\bits|control|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|control|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bits|control|v_count[2] .is_wysiwyg = "true";
defparam \bits|control|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N9
cyclonev_lcell_comb \bits|control|Equal8~0 (
// Equation(s):
// \bits|control|Equal8~0_combout  = ( \bits|control|v_count [7] & ( (\bits|control|v_count [6] & (\bits|control|v_count [5] & (!\bits|control|v_count [4] & \bits|control|v_count [8]))) ) )

	.dataa(!\bits|control|v_count [6]),
	.datab(!\bits|control|v_count [5]),
	.datac(!\bits|control|v_count [4]),
	.datad(!\bits|control|v_count [8]),
	.datae(gnd),
	.dataf(!\bits|control|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal8~0 .extended_lut = "off";
defparam \bits|control|Equal8~0 .lut_mask = 64'h0000000000100010;
defparam \bits|control|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \bits|control|Equal8~1 (
// Equation(s):
// \bits|control|Equal8~1_combout  = ( !\bits|control|v_count [9] & ( \bits|control|Equal8~0_combout  & ( (!\bits|control|v_count [2] & (!\bits|control|v_count [0] & (\bits|control|v_count [1] & \bits|control|v_count [3]))) ) ) )

	.dataa(!\bits|control|v_count [2]),
	.datab(!\bits|control|v_count [0]),
	.datac(!\bits|control|v_count [1]),
	.datad(!\bits|control|v_count [3]),
	.datae(!\bits|control|v_count [9]),
	.dataf(!\bits|control|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal8~1 .extended_lut = "off";
defparam \bits|control|Equal8~1 .lut_mask = 64'h0000000000080000;
defparam \bits|control|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \bits|control|Equal6~0 (
// Equation(s):
// \bits|control|Equal6~0_combout  = ( !\bits|control|v_count [9] & ( \bits|control|Equal1~0_combout  & ( (!\bits|control|v_count [7] & (!\bits|control|v_count [0] & (!\bits|control|v_count [8] & !\bits|control|v_count [3]))) ) ) )

	.dataa(!\bits|control|v_count [7]),
	.datab(!\bits|control|v_count [0]),
	.datac(!\bits|control|v_count [8]),
	.datad(!\bits|control|v_count [3]),
	.datae(!\bits|control|v_count [9]),
	.dataf(!\bits|control|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|Equal6~0 .extended_lut = "off";
defparam \bits|control|Equal6~0 .lut_mask = 64'h0000000080000000;
defparam \bits|control|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N18
cyclonev_lcell_comb \bits|control|v_sync~0 (
// Equation(s):
// \bits|control|v_sync~0_combout  = ( !\bits|control|v_count [0] & ( \bits|control|v_count [3] & ( (\bits|control|Equal8~0_combout  & (!\bits|control|v_count [9] & (!\bits|control|v_count [1] $ (!\bits|control|v_count [2])))) ) ) )

	.dataa(!\bits|control|Equal8~0_combout ),
	.datab(!\bits|control|v_count [9]),
	.datac(!\bits|control|v_count [1]),
	.datad(!\bits|control|v_count [2]),
	.datae(!\bits|control|v_count [0]),
	.dataf(!\bits|control|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|v_sync~0 .extended_lut = "off";
defparam \bits|control|v_sync~0 .lut_mask = 64'h0000000004400000;
defparam \bits|control|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \bits|control|v_sync (
// Equation(s):
// \bits|control|v_sync~combout  = ( \bits|control|v_sync~0_combout  & ( (!\bits|control|Equal8~1_combout ) # (\bits|control|Equal6~0_combout ) ) ) # ( !\bits|control|v_sync~0_combout  & ( (\bits|control|v_sync~combout ) # (\bits|control|Equal6~0_combout ) ) 
// )

	.dataa(!\bits|control|Equal8~1_combout ),
	.datab(!\bits|control|Equal6~0_combout ),
	.datac(!\bits|control|v_sync~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bits|control|v_sync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|control|v_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|control|v_sync .extended_lut = "off";
defparam \bits|control|v_sync .lut_mask = 64'h3F3F3F3FBBBBBBBB;
defparam \bits|control|v_sync .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N28
dffeas \bits|vga_vsync (
	.clk(\bits|control|clk_25MHz~q ),
	.d(gnd),
	.asdata(\bits|control|v_sync~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bits|vga_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bits|vga_vsync .is_wysiwyg = "true";
defparam \bits|vga_vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
