<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro psm.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro psm.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a37e4cfe1f40f616315fdebe94fc1a5e4" id="r_a37e4cfe1f40f616315fdebe94fc1a5e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37e4cfe1f40f616315fdebe94fc1a5e4">PSM_DONE_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a37e4cfe1f40f616315fdebe94fc1a5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9032c0edbb8ea4309b58d3a5ec07d13a" id="r_a9032c0edbb8ea4309b58d3a5ec07d13a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9032c0edbb8ea4309b58d3a5ec07d13a">PSM_DONE_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a9032c0edbb8ea4309b58d3a5ec07d13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50dbf72532306a1bb03670da518a5ef1" id="r_a50dbf72532306a1bb03670da518a5ef1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a50dbf72532306a1bb03670da518a5ef1">PSM_DONE_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a50dbf72532306a1bb03670da518a5ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ad85ee831bcb5ed0d551bea2158830" id="r_a50ad85ee831bcb5ed0d551bea2158830"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a50ad85ee831bcb5ed0d551bea2158830">PSM_DONE_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a50ad85ee831bcb5ed0d551bea2158830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2582156b261a184cb095f5ace0c8dc2c" id="r_a2582156b261a184cb095f5ace0c8dc2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2582156b261a184cb095f5ace0c8dc2c">PSM_DONE_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2582156b261a184cb095f5ace0c8dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37eef75eb4e03b280676eae923522907" id="r_a37eef75eb4e03b280676eae923522907"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37eef75eb4e03b280676eae923522907">PSM_DONE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:a37eef75eb4e03b280676eae923522907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8646257dc5e71d8f5af6c3cc70e3696a" id="r_a8646257dc5e71d8f5af6c3cc70e3696a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8646257dc5e71d8f5af6c3cc70e3696a">PSM_DONE_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8646257dc5e71d8f5af6c3cc70e3696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028b864583d5c00be269bcfbfcc63e5e" id="r_a028b864583d5c00be269bcfbfcc63e5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a028b864583d5c00be269bcfbfcc63e5e">PSM_DONE_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a028b864583d5c00be269bcfbfcc63e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9a9f43da04b7c8ef5f7a4f9e3d998e" id="r_aab9a9f43da04b7c8ef5f7a4f9e3d998e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aab9a9f43da04b7c8ef5f7a4f9e3d998e">PSM_DONE_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aab9a9f43da04b7c8ef5f7a4f9e3d998e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb71acd28980942d47425fc55e4940c" id="r_accb71acd28980942d47425fc55e4940c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#accb71acd28980942d47425fc55e4940c">PSM_DONE_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:accb71acd28980942d47425fc55e4940c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26873f9e7c41d5aa516f06e9b4b61392" id="r_a26873f9e7c41d5aa516f06e9b4b61392"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a26873f9e7c41d5aa516f06e9b4b61392">PSM_DONE_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a26873f9e7c41d5aa516f06e9b4b61392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff46eb23535df07d5e2e67a101d883b1" id="r_aff46eb23535df07d5e2e67a101d883b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff46eb23535df07d5e2e67a101d883b1">PSM_DONE_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aff46eb23535df07d5e2e67a101d883b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c644f3b3931f5b7026ff18bdfcbd52" id="r_a91c644f3b3931f5b7026ff18bdfcbd52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a91c644f3b3931f5b7026ff18bdfcbd52">PSM_DONE_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a91c644f3b3931f5b7026ff18bdfcbd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500ae1bcce48da56c8651f5de7c027c7" id="r_a500ae1bcce48da56c8651f5de7c027c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a500ae1bcce48da56c8651f5de7c027c7">PSM_DONE_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a500ae1bcce48da56c8651f5de7c027c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c88541c33b95451c5047a21a31ed00" id="r_ac1c88541c33b95451c5047a21a31ed00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac1c88541c33b95451c5047a21a31ed00">PSM_DONE_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ac1c88541c33b95451c5047a21a31ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7ab605c3821040354175e1ed186008" id="r_aee7ab605c3821040354175e1ed186008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee7ab605c3821040354175e1ed186008">PSM_DONE_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aee7ab605c3821040354175e1ed186008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9475be244b534b2290b3a1a0210e6c" id="r_a0d9475be244b534b2290b3a1a0210e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0d9475be244b534b2290b3a1a0210e6c">PSM_DONE_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0d9475be244b534b2290b3a1a0210e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ac0ce2ca9bdf5259513999343465a2" id="r_a05ac0ce2ca9bdf5259513999343465a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a05ac0ce2ca9bdf5259513999343465a2">PSM_DONE_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a05ac0ce2ca9bdf5259513999343465a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1e39c403825822a9fa7df20623dc6d" id="r_a9e1e39c403825822a9fa7df20623dc6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9e1e39c403825822a9fa7df20623dc6d">PSM_DONE_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9e1e39c403825822a9fa7df20623dc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb1a4483ac0434862a3e3a9a9202fce" id="r_a0cb1a4483ac0434862a3e3a9a9202fce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0cb1a4483ac0434862a3e3a9a9202fce">PSM_DONE_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0cb1a4483ac0434862a3e3a9a9202fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dec32262fec90984775e17cc39078f" id="r_a17dec32262fec90984775e17cc39078f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a17dec32262fec90984775e17cc39078f">PSM_DONE_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a17dec32262fec90984775e17cc39078f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928a8e1c83edbcddbc0b1d36cdd7c22a" id="r_a928a8e1c83edbcddbc0b1d36cdd7c22a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a928a8e1c83edbcddbc0b1d36cdd7c22a">PSM_DONE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a928a8e1c83edbcddbc0b1d36cdd7c22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0197f8473a90d04de9afdf018151e045" id="r_a0197f8473a90d04de9afdf018151e045"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0197f8473a90d04de9afdf018151e045">PSM_DONE_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0197f8473a90d04de9afdf018151e045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a67e0b132e3a0de93bc3117b0303f63" id="r_a2a67e0b132e3a0de93bc3117b0303f63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2a67e0b132e3a0de93bc3117b0303f63">PSM_DONE_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a2a67e0b132e3a0de93bc3117b0303f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e890f5efd4d981df40b0589b467fa7" id="r_ae4e890f5efd4d981df40b0589b467fa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae4e890f5efd4d981df40b0589b467fa7">PSM_DONE_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ae4e890f5efd4d981df40b0589b467fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b37189ecc360f824e1ec304d8c7597d" id="r_a4b37189ecc360f824e1ec304d8c7597d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4b37189ecc360f824e1ec304d8c7597d">PSM_DONE_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4b37189ecc360f824e1ec304d8c7597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5936675c85252de8dcf78c8bb24bbf" id="r_a2e5936675c85252de8dcf78c8bb24bbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2e5936675c85252de8dcf78c8bb24bbf">PSM_DONE_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2e5936675c85252de8dcf78c8bb24bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53556e304b2280bf20a7c48513d248f" id="r_ab53556e304b2280bf20a7c48513d248f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab53556e304b2280bf20a7c48513d248f">PSM_DONE_PROC0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab53556e304b2280bf20a7c48513d248f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d16fb241858e760519016ca0bec656b" id="r_a1d16fb241858e760519016ca0bec656b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1d16fb241858e760519016ca0bec656b">PSM_DONE_PROC0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a1d16fb241858e760519016ca0bec656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade35be560840afde4aca9d0ad90dab5c" id="r_ade35be560840afde4aca9d0ad90dab5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ade35be560840afde4aca9d0ad90dab5c">PSM_DONE_PROC0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ade35be560840afde4aca9d0ad90dab5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d27daaec18b8288be68759ddb4e405" id="r_ae9d27daaec18b8288be68759ddb4e405"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae9d27daaec18b8288be68759ddb4e405">PSM_DONE_PROC0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ae9d27daaec18b8288be68759ddb4e405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995cd867103ee12322786ab641313488" id="r_a995cd867103ee12322786ab641313488"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a995cd867103ee12322786ab641313488">PSM_DONE_PROC0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a995cd867103ee12322786ab641313488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6e761cb7940615e9c2aac29aa27394" id="r_a3a6e761cb7940615e9c2aac29aa27394"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3a6e761cb7940615e9c2aac29aa27394">PSM_DONE_PROC1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3a6e761cb7940615e9c2aac29aa27394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb703e05ebc03d36581b19935e24fb93" id="r_aeb703e05ebc03d36581b19935e24fb93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aeb703e05ebc03d36581b19935e24fb93">PSM_DONE_PROC1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:aeb703e05ebc03d36581b19935e24fb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d9b2a3e423ba5bb2449dfc48a63b0d" id="r_a51d9b2a3e423ba5bb2449dfc48a63b0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51d9b2a3e423ba5bb2449dfc48a63b0d">PSM_DONE_PROC1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a51d9b2a3e423ba5bb2449dfc48a63b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52721f7ea8396736a0a21259c71b9fc" id="r_ae52721f7ea8396736a0a21259c71b9fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae52721f7ea8396736a0a21259c71b9fc">PSM_DONE_PROC1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ae52721f7ea8396736a0a21259c71b9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d08a9279f89cdd025cbe98064c25d" id="r_a5e0d08a9279f89cdd025cbe98064c25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5e0d08a9279f89cdd025cbe98064c25d">PSM_DONE_PROC1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5e0d08a9279f89cdd025cbe98064c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdd57cba018f0dd981d71dc282df47c" id="r_a1fdd57cba018f0dd981d71dc282df47c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1fdd57cba018f0dd981d71dc282df47c">PSM_DONE_PROC_COLD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1fdd57cba018f0dd981d71dc282df47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3376bf1230cc144dc82701ab16c5897" id="r_ac3376bf1230cc144dc82701ab16c5897"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac3376bf1230cc144dc82701ab16c5897">PSM_DONE_PROC_COLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ac3376bf1230cc144dc82701ab16c5897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd7e99274d9d989a7183800694ff82e" id="r_aafd7e99274d9d989a7183800694ff82e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aafd7e99274d9d989a7183800694ff82e">PSM_DONE_PROC_COLD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aafd7e99274d9d989a7183800694ff82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686b1d3b2fb6ce3b12e441add5b24236" id="r_a686b1d3b2fb6ce3b12e441add5b24236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a686b1d3b2fb6ce3b12e441add5b24236">PSM_DONE_PROC_COLD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a686b1d3b2fb6ce3b12e441add5b24236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933c5e82aaa6aadcebdf49af69a96e39" id="r_a933c5e82aaa6aadcebdf49af69a96e39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a933c5e82aaa6aadcebdf49af69a96e39">PSM_DONE_PROC_COLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a933c5e82aaa6aadcebdf49af69a96e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318cc640f750b19b166fd58736e76510" id="r_a318cc640f750b19b166fd58736e76510"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a318cc640f750b19b166fd58736e76510">PSM_DONE_PSM_READY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a318cc640f750b19b166fd58736e76510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa189306fdb7637fad7e6b9858de370cb" id="r_aa189306fdb7637fad7e6b9858de370cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa189306fdb7637fad7e6b9858de370cb">PSM_DONE_PSM_READY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aa189306fdb7637fad7e6b9858de370cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d6f9538d43914e39bb05aa4a595c9b" id="r_ab2d6f9538d43914e39bb05aa4a595c9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab2d6f9538d43914e39bb05aa4a595c9b">PSM_DONE_PSM_READY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab2d6f9538d43914e39bb05aa4a595c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85e44db493e4561411e6c6a0c940923" id="r_ab85e44db493e4561411e6c6a0c940923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab85e44db493e4561411e6c6a0c940923">PSM_DONE_PSM_READY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab85e44db493e4561411e6c6a0c940923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbb45c33a61ff773c7a62042abbf476" id="r_abdbb45c33a61ff773c7a62042abbf476"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abdbb45c33a61ff773c7a62042abbf476">PSM_DONE_PSM_READY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abdbb45c33a61ff773c7a62042abbf476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233f3719dafc9b639316423bae82aa60" id="r_a233f3719dafc9b639316423bae82aa60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a233f3719dafc9b639316423bae82aa60">PSM_DONE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a233f3719dafc9b639316423bae82aa60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b762acf656125ab869a3c4289a432f" id="r_a05b762acf656125ab869a3c4289a432f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a05b762acf656125ab869a3c4289a432f">PSM_DONE_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a05b762acf656125ab869a3c4289a432f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18dab9be80d09e7c42df20c6245c3ac2" id="r_a18dab9be80d09e7c42df20c6245c3ac2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a18dab9be80d09e7c42df20c6245c3ac2">PSM_DONE_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a18dab9be80d09e7c42df20c6245c3ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753a12ccf775038b09bbafd5796de1c2" id="r_a753a12ccf775038b09bbafd5796de1c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a753a12ccf775038b09bbafd5796de1c2">PSM_DONE_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a753a12ccf775038b09bbafd5796de1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e817806397f5dc4023594bfc763fa5" id="r_af2e817806397f5dc4023594bfc763fa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af2e817806397f5dc4023594bfc763fa5">PSM_DONE_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af2e817806397f5dc4023594bfc763fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecff3fa29b236456f25c4467651e6aa8" id="r_aecff3fa29b236456f25c4467651e6aa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aecff3fa29b236456f25c4467651e6aa8">PSM_DONE_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aecff3fa29b236456f25c4467651e6aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3282c6ba3028d3be92abe31c75039b00" id="r_a3282c6ba3028d3be92abe31c75039b00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3282c6ba3028d3be92abe31c75039b00">PSM_DONE_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3282c6ba3028d3be92abe31c75039b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd937741444f377ef19c721e340ea2e" id="r_abcd937741444f377ef19c721e340ea2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abcd937741444f377ef19c721e340ea2e">PSM_DONE_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:abcd937741444f377ef19c721e340ea2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05f02802372245660ff421529e240b2" id="r_aa05f02802372245660ff421529e240b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa05f02802372245660ff421529e240b2">PSM_DONE_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa05f02802372245660ff421529e240b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11921d35197a472ae687eef78a31e763" id="r_a11921d35197a472ae687eef78a31e763"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a11921d35197a472ae687eef78a31e763">PSM_DONE_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a11921d35197a472ae687eef78a31e763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efdeb9861df7ba7fcc4b73d78662eaa" id="r_a4efdeb9861df7ba7fcc4b73d78662eaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4efdeb9861df7ba7fcc4b73d78662eaa">PSM_DONE_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4efdeb9861df7ba7fcc4b73d78662eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1551460b82f3fd4fe370328a2ca66805" id="r_a1551460b82f3fd4fe370328a2ca66805"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1551460b82f3fd4fe370328a2ca66805">PSM_DONE_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1551460b82f3fd4fe370328a2ca66805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca6e97335646eca5ba3c66c34d490d2" id="r_adca6e97335646eca5ba3c66c34d490d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adca6e97335646eca5ba3c66c34d490d2">PSM_DONE_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:adca6e97335646eca5ba3c66c34d490d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078dcf8a23bd33514dacd01688fe196d" id="r_a078dcf8a23bd33514dacd01688fe196d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a078dcf8a23bd33514dacd01688fe196d">PSM_DONE_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a078dcf8a23bd33514dacd01688fe196d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf1ef6fad173ce5e04767febebadd9f" id="r_aecf1ef6fad173ce5e04767febebadd9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aecf1ef6fad173ce5e04767febebadd9f">PSM_DONE_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aecf1ef6fad173ce5e04767febebadd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e82e4f926b84a9cfdc1a71600fa726" id="r_af6e82e4f926b84a9cfdc1a71600fa726"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af6e82e4f926b84a9cfdc1a71600fa726">PSM_DONE_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af6e82e4f926b84a9cfdc1a71600fa726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032240ad8691281c0951efe50ce3620d" id="r_a032240ad8691281c0951efe50ce3620d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a032240ad8691281c0951efe50ce3620d">PSM_DONE_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a032240ad8691281c0951efe50ce3620d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3cf26799021aa418ab30be40da7cf7" id="r_a2c3cf26799021aa418ab30be40da7cf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2c3cf26799021aa418ab30be40da7cf7">PSM_DONE_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a2c3cf26799021aa418ab30be40da7cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae426dfb3683a56127c484099f5a27236" id="r_ae426dfb3683a56127c484099f5a27236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae426dfb3683a56127c484099f5a27236">PSM_DONE_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ae426dfb3683a56127c484099f5a27236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5ec4ae4644f8518b0f8f6b2e78ed6" id="r_a27e5ec4ae4644f8518b0f8f6b2e78ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a27e5ec4ae4644f8518b0f8f6b2e78ed6">PSM_DONE_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a27e5ec4ae4644f8518b0f8f6b2e78ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af229730fcfe86b8a439f0fec8379e1a4" id="r_af229730fcfe86b8a439f0fec8379e1a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af229730fcfe86b8a439f0fec8379e1a4">PSM_DONE_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af229730fcfe86b8a439f0fec8379e1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78d2f28d9879aab664539df4d4c587c" id="r_ad78d2f28d9879aab664539df4d4c587c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad78d2f28d9879aab664539df4d4c587c">PSM_DONE_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad78d2f28d9879aab664539df4d4c587c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17779ca25021047ddd8d687c4a6dbf3" id="r_ac17779ca25021047ddd8d687c4a6dbf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac17779ca25021047ddd8d687c4a6dbf3">PSM_DONE_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ac17779ca25021047ddd8d687c4a6dbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab553cdb3630aa717d3c8ea15708dc50a" id="r_ab553cdb3630aa717d3c8ea15708dc50a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab553cdb3630aa717d3c8ea15708dc50a">PSM_DONE_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ab553cdb3630aa717d3c8ea15708dc50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc18498729ac34b4433f025989c5f1e" id="r_a2fc18498729ac34b4433f025989c5f1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2fc18498729ac34b4433f025989c5f1e">PSM_DONE_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a2fc18498729ac34b4433f025989c5f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902aa8fbea0ab0d7ede08d16da6218cd" id="r_a902aa8fbea0ab0d7ede08d16da6218cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a902aa8fbea0ab0d7ede08d16da6218cd">PSM_DONE_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a902aa8fbea0ab0d7ede08d16da6218cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e6b2c84d54afba8aeed970c1094b00" id="r_a58e6b2c84d54afba8aeed970c1094b00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a58e6b2c84d54afba8aeed970c1094b00">PSM_DONE_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a58e6b2c84d54afba8aeed970c1094b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af107b733660b0154f37ba38f257a8762" id="r_af107b733660b0154f37ba38f257a8762"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af107b733660b0154f37ba38f257a8762">PSM_DONE_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:af107b733660b0154f37ba38f257a8762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2ff7370b1a3ab3cfe439482bbeb433" id="r_a8e2ff7370b1a3ab3cfe439482bbeb433"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e2ff7370b1a3ab3cfe439482bbeb433">PSM_DONE_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a8e2ff7370b1a3ab3cfe439482bbeb433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3482aeb388e39d6f2887c3958c55e218" id="r_a3482aeb388e39d6f2887c3958c55e218"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3482aeb388e39d6f2887c3958c55e218">PSM_DONE_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a3482aeb388e39d6f2887c3958c55e218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9003b42a3d0f15f601af176b83fee8a4" id="r_a9003b42a3d0f15f601af176b83fee8a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9003b42a3d0f15f601af176b83fee8a4">PSM_DONE_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9003b42a3d0f15f601af176b83fee8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee04cb8bd4cd26ab874554d837887cf5" id="r_aee04cb8bd4cd26ab874554d837887cf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee04cb8bd4cd26ab874554d837887cf5">PSM_DONE_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aee04cb8bd4cd26ab874554d837887cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0" id="r_abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0">PSM_DONE_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7333bf6da8e871a74c91ea97bc6f9e8" id="r_ae7333bf6da8e871a74c91ea97bc6f9e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae7333bf6da8e871a74c91ea97bc6f9e8">PSM_DONE_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ae7333bf6da8e871a74c91ea97bc6f9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e331b6f205d16f6920fe5bc4f3ee38" id="r_a75e331b6f205d16f6920fe5bc4f3ee38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a75e331b6f205d16f6920fe5bc4f3ee38">PSM_DONE_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a75e331b6f205d16f6920fe5bc4f3ee38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715db1437c211b9858cbd72af3346488" id="r_a715db1437c211b9858cbd72af3346488"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a715db1437c211b9858cbd72af3346488">PSM_DONE_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a715db1437c211b9858cbd72af3346488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88499e9c80aa17571df33611dd62667f" id="r_a88499e9c80aa17571df33611dd62667f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a88499e9c80aa17571df33611dd62667f">PSM_DONE_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a88499e9c80aa17571df33611dd62667f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1d6b8873940987e3b763443d869ca1" id="r_aca1d6b8873940987e3b763443d869ca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aca1d6b8873940987e3b763443d869ca1">PSM_DONE_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:aca1d6b8873940987e3b763443d869ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b7523dd7de808b22b00f5c48345e0b" id="r_ac0b7523dd7de808b22b00f5c48345e0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac0b7523dd7de808b22b00f5c48345e0b">PSM_DONE_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ac0b7523dd7de808b22b00f5c48345e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cab6c11d456175cf3756751bc67490" id="r_a17cab6c11d456175cf3756751bc67490"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a17cab6c11d456175cf3756751bc67490">PSM_DONE_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a17cab6c11d456175cf3756751bc67490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd3e5815cd3c26f13ef77bfceb81463" id="r_adfd3e5815cd3c26f13ef77bfceb81463"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adfd3e5815cd3c26f13ef77bfceb81463">PSM_DONE_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adfd3e5815cd3c26f13ef77bfceb81463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bf41c77e86bd45ea6509170eafd1e8" id="r_a43bf41c77e86bd45ea6509170eafd1e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a43bf41c77e86bd45ea6509170eafd1e8">PSM_DONE_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a43bf41c77e86bd45ea6509170eafd1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9a94a914ecf208c882bb9c78651e3d" id="r_a8b9a94a914ecf208c882bb9c78651e3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8b9a94a914ecf208c882bb9c78651e3d">PSM_DONE_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a8b9a94a914ecf208c882bb9c78651e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f6bd5b8edd0285e7993f7af5a803d7" id="r_a87f6bd5b8edd0285e7993f7af5a803d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a87f6bd5b8edd0285e7993f7af5a803d7">PSM_DONE_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a87f6bd5b8edd0285e7993f7af5a803d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81c964af944f670f7100e955be68dd" id="r_afd81c964af944f670f7100e955be68dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afd81c964af944f670f7100e955be68dd">PSM_DONE_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:afd81c964af944f670f7100e955be68dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6ff36dac28d05d2f427386b333d815" id="r_a4d6ff36dac28d05d2f427386b333d815"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4d6ff36dac28d05d2f427386b333d815">PSM_DONE_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4d6ff36dac28d05d2f427386b333d815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96b92d81bf369f5502b3ee02feb710a" id="r_af96b92d81bf369f5502b3ee02feb710a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af96b92d81bf369f5502b3ee02feb710a">PSM_DONE_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af96b92d81bf369f5502b3ee02feb710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c98670587ec115b4fde5bd75aaa5bfe" id="r_a8c98670587ec115b4fde5bd75aaa5bfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8c98670587ec115b4fde5bd75aaa5bfe">PSM_DONE_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a8c98670587ec115b4fde5bd75aaa5bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61816fa4927940f3985523067328ae7" id="r_af61816fa4927940f3985523067328ae7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af61816fa4927940f3985523067328ae7">PSM_DONE_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:af61816fa4927940f3985523067328ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba7c09bfe5caad8c62836521f81cdd9" id="r_a2ba7c09bfe5caad8c62836521f81cdd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2ba7c09bfe5caad8c62836521f81cdd9">PSM_DONE_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a2ba7c09bfe5caad8c62836521f81cdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2386fcd243e9383216804bfa1358ed3d" id="r_a2386fcd243e9383216804bfa1358ed3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2386fcd243e9383216804bfa1358ed3d">PSM_DONE_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2386fcd243e9383216804bfa1358ed3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42973c7d477e5158f4d491a10f63a82b" id="r_a42973c7d477e5158f4d491a10f63a82b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a42973c7d477e5158f4d491a10f63a82b">PSM_DONE_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a42973c7d477e5158f4d491a10f63a82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d1b7d3141aed5c112ce62bae983ee6" id="r_a94d1b7d3141aed5c112ce62bae983ee6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a94d1b7d3141aed5c112ce62bae983ee6">PSM_DONE_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a94d1b7d3141aed5c112ce62bae983ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca8caeba4f0bc025aa7616b073964f1" id="r_a1ca8caeba4f0bc025aa7616b073964f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1ca8caeba4f0bc025aa7616b073964f1">PSM_DONE_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a1ca8caeba4f0bc025aa7616b073964f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07384a9ffed7c4876a05ffb0130dc477" id="r_a07384a9ffed7c4876a05ffb0130dc477"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a07384a9ffed7c4876a05ffb0130dc477">PSM_DONE_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a07384a9ffed7c4876a05ffb0130dc477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bbf64ed595fff3d77c97fc35e89cfb" id="r_a99bbf64ed595fff3d77c97fc35e89cfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a99bbf64ed595fff3d77c97fc35e89cfb">PSM_DONE_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a99bbf64ed595fff3d77c97fc35e89cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6c0ea89a92e992fb984eac2616683c" id="r_adf6c0ea89a92e992fb984eac2616683c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf6c0ea89a92e992fb984eac2616683c">PSM_DONE_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adf6c0ea89a92e992fb984eac2616683c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e309a132dfed63f1758fc89030ea655" id="r_a8e309a132dfed63f1758fc89030ea655"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e309a132dfed63f1758fc89030ea655">PSM_DONE_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a8e309a132dfed63f1758fc89030ea655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab3ab9eed853229f0fdd12095b68d9a" id="r_a7ab3ab9eed853229f0fdd12095b68d9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7ab3ab9eed853229f0fdd12095b68d9a">PSM_DONE_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a7ab3ab9eed853229f0fdd12095b68d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663009dfadee7d1e473830cb4eaa337e" id="r_a663009dfadee7d1e473830cb4eaa337e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a663009dfadee7d1e473830cb4eaa337e">PSM_DONE_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a663009dfadee7d1e473830cb4eaa337e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa925ced1e437424844d35baa8cc72fa3" id="r_aa925ced1e437424844d35baa8cc72fa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa925ced1e437424844d35baa8cc72fa3">PSM_DONE_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa925ced1e437424844d35baa8cc72fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71d85a5178ddc1cf4be9d90b92d0a36" id="r_aa71d85a5178ddc1cf4be9d90b92d0a36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa71d85a5178ddc1cf4be9d90b92d0a36">PSM_DONE_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa71d85a5178ddc1cf4be9d90b92d0a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc10e84ca315bb6c2c8fa7d5cb28fdb" id="r_a5cc10e84ca315bb6c2c8fa7d5cb28fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5cc10e84ca315bb6c2c8fa7d5cb28fdb">PSM_DONE_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a5cc10e84ca315bb6c2c8fa7d5cb28fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51804cfe0b3d02b17e960acc5b201ff4" id="r_a51804cfe0b3d02b17e960acc5b201ff4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51804cfe0b3d02b17e960acc5b201ff4">PSM_DONE_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a51804cfe0b3d02b17e960acc5b201ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138e43c88ca2c8bfdb32e947ee04ac50" id="r_a138e43c88ca2c8bfdb32e947ee04ac50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a138e43c88ca2c8bfdb32e947ee04ac50">PSM_DONE_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a138e43c88ca2c8bfdb32e947ee04ac50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4815a4fe49b0a7883ed9dfaa3fe04caa" id="r_a4815a4fe49b0a7883ed9dfaa3fe04caa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4815a4fe49b0a7883ed9dfaa3fe04caa">PSM_DONE_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4815a4fe49b0a7883ed9dfaa3fe04caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc41749b3b3d6a3de6507f353473d82" id="r_a9dc41749b3b3d6a3de6507f353473d82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9dc41749b3b3d6a3de6507f353473d82">PSM_DONE_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9dc41749b3b3d6a3de6507f353473d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e2e836782732dd199c70f40bb0789a" id="r_a26e2e836782732dd199c70f40bb0789a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a26e2e836782732dd199c70f40bb0789a">PSM_DONE_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a26e2e836782732dd199c70f40bb0789a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275e38832ee08415d41d5592c38390b7" id="r_a275e38832ee08415d41d5592c38390b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a275e38832ee08415d41d5592c38390b7">PSM_DONE_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a275e38832ee08415d41d5592c38390b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2482522caf279347a5c24477d485c5" id="r_a5e2482522caf279347a5c24477d485c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5e2482522caf279347a5c24477d485c5">PSM_DONE_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a5e2482522caf279347a5c24477d485c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea837158d868cc077e03ee2d3d279a9a" id="r_aea837158d868cc077e03ee2d3d279a9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aea837158d868cc077e03ee2d3d279a9a">PSM_DONE_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea837158d868cc077e03ee2d3d279a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ca94ad18bc812fa69bb87559959b05" id="r_a64ca94ad18bc812fa69bb87559959b05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a64ca94ad18bc812fa69bb87559959b05">PSM_DONE_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a64ca94ad18bc812fa69bb87559959b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af164e64b5994fd2bc257b00b58ae32fc" id="r_af164e64b5994fd2bc257b00b58ae32fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af164e64b5994fd2bc257b00b58ae32fc">PSM_DONE_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:af164e64b5994fd2bc257b00b58ae32fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf6fe907d2b882db46cac07a04a729f" id="r_afcf6fe907d2b882db46cac07a04a729f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afcf6fe907d2b882db46cac07a04a729f">PSM_DONE_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:afcf6fe907d2b882db46cac07a04a729f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f74160564999da160dc4b8fb9ff6c8e" id="r_a2f74160564999da160dc4b8fb9ff6c8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2f74160564999da160dc4b8fb9ff6c8e">PSM_DONE_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a2f74160564999da160dc4b8fb9ff6c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e915ad35e38791aff8800ddaa1ac31" id="r_a89e915ad35e38791aff8800ddaa1ac31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a89e915ad35e38791aff8800ddaa1ac31">PSM_DONE_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a89e915ad35e38791aff8800ddaa1ac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7642907eab172bca78aa557e7dfd46" id="r_a7c7642907eab172bca78aa557e7dfd46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7c7642907eab172bca78aa557e7dfd46">PSM_DONE_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7c7642907eab172bca78aa557e7dfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4280e160b250eab324b68c51cddecd" id="r_a5a4280e160b250eab324b68c51cddecd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5a4280e160b250eab324b68c51cddecd">PSM_DONE_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a5a4280e160b250eab324b68c51cddecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacba4334faab1ff7860ed78060ccffca" id="r_aacba4334faab1ff7860ed78060ccffca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aacba4334faab1ff7860ed78060ccffca">PSM_DONE_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aacba4334faab1ff7860ed78060ccffca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d9fb24fe7f523b4d93ce5692af19c2" id="r_ad1d9fb24fe7f523b4d93ce5692af19c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1d9fb24fe7f523b4d93ce5692af19c2">PSM_DONE_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad1d9fb24fe7f523b4d93ce5692af19c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b943356fdddf699e7f13502571a911" id="r_a39b943356fdddf699e7f13502571a911"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a39b943356fdddf699e7f13502571a911">PSM_DONE_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a39b943356fdddf699e7f13502571a911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af923080919805f8360861a4d83ed5e4a" id="r_af923080919805f8360861a4d83ed5e4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af923080919805f8360861a4d83ed5e4a">PSM_FRCE_OFF_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af923080919805f8360861a4d83ed5e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c77b6cd9b7332bfa8fe0adddb9dec1" id="r_a29c77b6cd9b7332bfa8fe0adddb9dec1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a29c77b6cd9b7332bfa8fe0adddb9dec1">PSM_FRCE_OFF_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a29c77b6cd9b7332bfa8fe0adddb9dec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c13894010db32a3a0337da9539343b" id="r_a83c13894010db32a3a0337da9539343b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a83c13894010db32a3a0337da9539343b">PSM_FRCE_OFF_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a83c13894010db32a3a0337da9539343b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ca1261b9dd750ef3d0a6e296918506" id="r_a01ca1261b9dd750ef3d0a6e296918506"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a01ca1261b9dd750ef3d0a6e296918506">PSM_FRCE_OFF_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a01ca1261b9dd750ef3d0a6e296918506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa905d17fedb215f39f418c1fb255c67f" id="r_aa905d17fedb215f39f418c1fb255c67f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa905d17fedb215f39f418c1fb255c67f">PSM_FRCE_OFF_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa905d17fedb215f39f418c1fb255c67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfabbb337d55b07d68f97eaf493e7b77" id="r_acfabbb337d55b07d68f97eaf493e7b77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acfabbb337d55b07d68f97eaf493e7b77">PSM_FRCE_OFF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:acfabbb337d55b07d68f97eaf493e7b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb694d9319ce9091398a6b436c44b5d3" id="r_afb694d9319ce9091398a6b436c44b5d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afb694d9319ce9091398a6b436c44b5d3">PSM_FRCE_OFF_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afb694d9319ce9091398a6b436c44b5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c52fde4646fb1d3602330bcef28865f" id="r_a6c52fde4646fb1d3602330bcef28865f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6c52fde4646fb1d3602330bcef28865f">PSM_FRCE_OFF_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a6c52fde4646fb1d3602330bcef28865f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659b5470a0999c7ac697f1474cb03f9b" id="r_a659b5470a0999c7ac697f1474cb03f9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a659b5470a0999c7ac697f1474cb03f9b">PSM_FRCE_OFF_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a659b5470a0999c7ac697f1474cb03f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc217aab5ef7f42652a8e328a729484" id="r_a0dc217aab5ef7f42652a8e328a729484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0dc217aab5ef7f42652a8e328a729484">PSM_FRCE_OFF_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a0dc217aab5ef7f42652a8e328a729484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbf06515678f6a1dc3369575cfa5d4b" id="r_acfbf06515678f6a1dc3369575cfa5d4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acfbf06515678f6a1dc3369575cfa5d4b">PSM_FRCE_OFF_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acfbf06515678f6a1dc3369575cfa5d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10f1e1e19d8709b6c9a1cec126d6685" id="r_aa10f1e1e19d8709b6c9a1cec126d6685"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa10f1e1e19d8709b6c9a1cec126d6685">PSM_FRCE_OFF_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa10f1e1e19d8709b6c9a1cec126d6685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877ab1632ad8bdf7472f2f155fded0ce" id="r_a877ab1632ad8bdf7472f2f155fded0ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a877ab1632ad8bdf7472f2f155fded0ce">PSM_FRCE_OFF_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a877ab1632ad8bdf7472f2f155fded0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa253a512816d054ee0a5fac08e2ba8bb" id="r_aa253a512816d054ee0a5fac08e2ba8bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa253a512816d054ee0a5fac08e2ba8bb">PSM_FRCE_OFF_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa253a512816d054ee0a5fac08e2ba8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48e93492bfbb742da67f5bd6462cf6b" id="r_ab48e93492bfbb742da67f5bd6462cf6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab48e93492bfbb742da67f5bd6462cf6b">PSM_FRCE_OFF_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab48e93492bfbb742da67f5bd6462cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69668e4014c23b01dd3a93b0b1093053" id="r_a69668e4014c23b01dd3a93b0b1093053"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a69668e4014c23b01dd3a93b0b1093053">PSM_FRCE_OFF_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a69668e4014c23b01dd3a93b0b1093053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35a58b965d6dc4dc6ee9b0d3ce4c9c3" id="r_ac35a58b965d6dc4dc6ee9b0d3ce4c9c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac35a58b965d6dc4dc6ee9b0d3ce4c9c3">PSM_FRCE_OFF_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac35a58b965d6dc4dc6ee9b0d3ce4c9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6335c65f92c5565ccdd1dc3e9ff970" id="r_a9c6335c65f92c5565ccdd1dc3e9ff970"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9c6335c65f92c5565ccdd1dc3e9ff970">PSM_FRCE_OFF_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a9c6335c65f92c5565ccdd1dc3e9ff970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d043f6429c32faebcf7a3ff346b9840" id="r_a7d043f6429c32faebcf7a3ff346b9840"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7d043f6429c32faebcf7a3ff346b9840">PSM_FRCE_OFF_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7d043f6429c32faebcf7a3ff346b9840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23152caa5b1da9cce777524f965315e8" id="r_a23152caa5b1da9cce777524f965315e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a23152caa5b1da9cce777524f965315e8">PSM_FRCE_OFF_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a23152caa5b1da9cce777524f965315e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e7c318684f4f62f0bc1ab3ccd4534f" id="r_a18e7c318684f4f62f0bc1ab3ccd4534f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a18e7c318684f4f62f0bc1ab3ccd4534f">PSM_FRCE_OFF_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a18e7c318684f4f62f0bc1ab3ccd4534f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a64da9c950262d62ff7ce0a670c0c" id="r_ac56a64da9c950262d62ff7ce0a670c0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac56a64da9c950262d62ff7ce0a670c0c">PSM_FRCE_OFF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac56a64da9c950262d62ff7ce0a670c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93dbdba7b600110ce2a9b3e7eab3673" id="r_af93dbdba7b600110ce2a9b3e7eab3673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af93dbdba7b600110ce2a9b3e7eab3673">PSM_FRCE_OFF_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af93dbdba7b600110ce2a9b3e7eab3673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4819eb8a5819e7fba7c45c6fa979ff46" id="r_a4819eb8a5819e7fba7c45c6fa979ff46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4819eb8a5819e7fba7c45c6fa979ff46">PSM_FRCE_OFF_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a4819eb8a5819e7fba7c45c6fa979ff46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26115c048d8aff2f3a11fe091a6795f0" id="r_a26115c048d8aff2f3a11fe091a6795f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a26115c048d8aff2f3a11fe091a6795f0">PSM_FRCE_OFF_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a26115c048d8aff2f3a11fe091a6795f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2137caa0df8602a1591d9816ac6cff5" id="r_ab2137caa0df8602a1591d9816ac6cff5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab2137caa0df8602a1591d9816ac6cff5">PSM_FRCE_OFF_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab2137caa0df8602a1591d9816ac6cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9156f5ef3e37f64c9bcc4a21719709" id="r_a1f9156f5ef3e37f64c9bcc4a21719709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f9156f5ef3e37f64c9bcc4a21719709">PSM_FRCE_OFF_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1f9156f5ef3e37f64c9bcc4a21719709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3df219c435ad91625fad207b04bb10e" id="r_aa3df219c435ad91625fad207b04bb10e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa3df219c435ad91625fad207b04bb10e">PSM_FRCE_OFF_PROC0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa3df219c435ad91625fad207b04bb10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59198ba4a271a0d0a4f4384ff9aae1f" id="r_aa59198ba4a271a0d0a4f4384ff9aae1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa59198ba4a271a0d0a4f4384ff9aae1f">PSM_FRCE_OFF_PROC0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:aa59198ba4a271a0d0a4f4384ff9aae1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69743eb77926b1c802d4553a90bba553" id="r_a69743eb77926b1c802d4553a90bba553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a69743eb77926b1c802d4553a90bba553">PSM_FRCE_OFF_PROC0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a69743eb77926b1c802d4553a90bba553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c932ca2c7fda576b745f3845413bc9" id="r_af3c932ca2c7fda576b745f3845413bc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af3c932ca2c7fda576b745f3845413bc9">PSM_FRCE_OFF_PROC0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af3c932ca2c7fda576b745f3845413bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de85f12976f4af31eaf335e832cecc7" id="r_a3de85f12976f4af31eaf335e832cecc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3de85f12976f4af31eaf335e832cecc7">PSM_FRCE_OFF_PROC0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3de85f12976f4af31eaf335e832cecc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4755a686189308aaa7bc5184e07504ed" id="r_a4755a686189308aaa7bc5184e07504ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4755a686189308aaa7bc5184e07504ed">PSM_FRCE_OFF_PROC1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4755a686189308aaa7bc5184e07504ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f55eee7f571462cf63e5c9400315c47" id="r_a3f55eee7f571462cf63e5c9400315c47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3f55eee7f571462cf63e5c9400315c47">PSM_FRCE_OFF_PROC1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a3f55eee7f571462cf63e5c9400315c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30446250d57559aef13254f53ee17fc7" id="r_a30446250d57559aef13254f53ee17fc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a30446250d57559aef13254f53ee17fc7">PSM_FRCE_OFF_PROC1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a30446250d57559aef13254f53ee17fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fba88bbb73ee7b43c0d568588ac4462" id="r_a4fba88bbb73ee7b43c0d568588ac4462"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4fba88bbb73ee7b43c0d568588ac4462">PSM_FRCE_OFF_PROC1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a4fba88bbb73ee7b43c0d568588ac4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978bddb95f1c3af8bb3c7515156e90cc" id="r_a978bddb95f1c3af8bb3c7515156e90cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a978bddb95f1c3af8bb3c7515156e90cc">PSM_FRCE_OFF_PROC1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a978bddb95f1c3af8bb3c7515156e90cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16dc85b835f51feafeaf7dc4e205bf0f" id="r_a16dc85b835f51feafeaf7dc4e205bf0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a16dc85b835f51feafeaf7dc4e205bf0f">PSM_FRCE_OFF_PROC_COLD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16dc85b835f51feafeaf7dc4e205bf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226d8940ff17cd8ef1f7ad902ae07c69" id="r_a226d8940ff17cd8ef1f7ad902ae07c69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a226d8940ff17cd8ef1f7ad902ae07c69">PSM_FRCE_OFF_PROC_COLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a226d8940ff17cd8ef1f7ad902ae07c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdf24a2835fdebd146d1184cb19296d" id="r_a7fdf24a2835fdebd146d1184cb19296d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7fdf24a2835fdebd146d1184cb19296d">PSM_FRCE_OFF_PROC_COLD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7fdf24a2835fdebd146d1184cb19296d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826401e2bfaea5b55723b2d7dfa71369" id="r_a826401e2bfaea5b55723b2d7dfa71369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a826401e2bfaea5b55723b2d7dfa71369">PSM_FRCE_OFF_PROC_COLD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a826401e2bfaea5b55723b2d7dfa71369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e344d26aba894b025cfef1a47ff0ebc" id="r_a8e344d26aba894b025cfef1a47ff0ebc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e344d26aba894b025cfef1a47ff0ebc">PSM_FRCE_OFF_PROC_COLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8e344d26aba894b025cfef1a47ff0ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8257a8af95abe999105a0d249b04bead" id="r_a8257a8af95abe999105a0d249b04bead"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8257a8af95abe999105a0d249b04bead">PSM_FRCE_OFF_PSM_READY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8257a8af95abe999105a0d249b04bead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977826332c928e41cfe62e97caa4eb1e" id="r_a977826332c928e41cfe62e97caa4eb1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a977826332c928e41cfe62e97caa4eb1e">PSM_FRCE_OFF_PSM_READY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a977826332c928e41cfe62e97caa4eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e240043d0a8381eb553fbd5fcead52" id="r_a90e240043d0a8381eb553fbd5fcead52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a90e240043d0a8381eb553fbd5fcead52">PSM_FRCE_OFF_PSM_READY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a90e240043d0a8381eb553fbd5fcead52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e46567ea826123b3ef9ff1ed6ebed0a" id="r_a2e46567ea826123b3ef9ff1ed6ebed0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2e46567ea826123b3ef9ff1ed6ebed0a">PSM_FRCE_OFF_PSM_READY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2e46567ea826123b3ef9ff1ed6ebed0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aab5f813ca5b3c669139bdf4269bde6" id="r_a5aab5f813ca5b3c669139bdf4269bde6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5aab5f813ca5b3c669139bdf4269bde6">PSM_FRCE_OFF_PSM_READY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5aab5f813ca5b3c669139bdf4269bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3bfd26dc63ad9b05cf54c28684abf1" id="r_afe3bfd26dc63ad9b05cf54c28684abf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afe3bfd26dc63ad9b05cf54c28684abf1">PSM_FRCE_OFF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afe3bfd26dc63ad9b05cf54c28684abf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201f847d435bc397daa19bf6c1a3ab54" id="r_a201f847d435bc397daa19bf6c1a3ab54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a201f847d435bc397daa19bf6c1a3ab54">PSM_FRCE_OFF_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a201f847d435bc397daa19bf6c1a3ab54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6168b8d387bc50e07ea7cb830bc14bc7" id="r_a6168b8d387bc50e07ea7cb830bc14bc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6168b8d387bc50e07ea7cb830bc14bc7">PSM_FRCE_OFF_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a6168b8d387bc50e07ea7cb830bc14bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c46173094c1441af4b7be3b3df5d644" id="r_a0c46173094c1441af4b7be3b3df5d644"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0c46173094c1441af4b7be3b3df5d644">PSM_FRCE_OFF_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0c46173094c1441af4b7be3b3df5d644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e61183c27b3c6c9708826043eedfbe" id="r_ac0e61183c27b3c6c9708826043eedfbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac0e61183c27b3c6c9708826043eedfbe">PSM_FRCE_OFF_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac0e61183c27b3c6c9708826043eedfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc4338055719fd15366e3f6cbff6eb6" id="r_a0cc4338055719fd15366e3f6cbff6eb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0cc4338055719fd15366e3f6cbff6eb6">PSM_FRCE_OFF_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0cc4338055719fd15366e3f6cbff6eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4b3ed708be5f6de918301e8559e4e8" id="r_a8e4b3ed708be5f6de918301e8559e4e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8e4b3ed708be5f6de918301e8559e4e8">PSM_FRCE_OFF_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8e4b3ed708be5f6de918301e8559e4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef83b3bba2a1d098dd6ea61d948fa763" id="r_aef83b3bba2a1d098dd6ea61d948fa763"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aef83b3bba2a1d098dd6ea61d948fa763">PSM_FRCE_OFF_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aef83b3bba2a1d098dd6ea61d948fa763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15b6ed56f17f3e9465b3219dde687d7" id="r_af15b6ed56f17f3e9465b3219dde687d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af15b6ed56f17f3e9465b3219dde687d7">PSM_FRCE_OFF_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af15b6ed56f17f3e9465b3219dde687d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04484af8cc8dc63a8b9b7511c69db9e" id="r_af04484af8cc8dc63a8b9b7511c69db9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af04484af8cc8dc63a8b9b7511c69db9e">PSM_FRCE_OFF_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:af04484af8cc8dc63a8b9b7511c69db9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99acf4fc3f3cc00d223b00af18ccd1c" id="r_ab99acf4fc3f3cc00d223b00af18ccd1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab99acf4fc3f3cc00d223b00af18ccd1c">PSM_FRCE_OFF_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab99acf4fc3f3cc00d223b00af18ccd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1d5e3b7fd865ef1f0ada025e405a3d" id="r_a4c1d5e3b7fd865ef1f0ada025e405a3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4c1d5e3b7fd865ef1f0ada025e405a3d">PSM_FRCE_OFF_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c1d5e3b7fd865ef1f0ada025e405a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade02fa76c99db1ea4e720650b0786cf5" id="r_ade02fa76c99db1ea4e720650b0786cf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ade02fa76c99db1ea4e720650b0786cf5">PSM_FRCE_OFF_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ade02fa76c99db1ea4e720650b0786cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d98bebbd85889beb32214121c07cfa" id="r_a29d98bebbd85889beb32214121c07cfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a29d98bebbd85889beb32214121c07cfa">PSM_FRCE_OFF_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a29d98bebbd85889beb32214121c07cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf116b7f8340ab21004a749805e7de7" id="r_abbf116b7f8340ab21004a749805e7de7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abbf116b7f8340ab21004a749805e7de7">PSM_FRCE_OFF_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abbf116b7f8340ab21004a749805e7de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734c9c2e74eb0f86bc794af186284acf" id="r_a734c9c2e74eb0f86bc794af186284acf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a734c9c2e74eb0f86bc794af186284acf">PSM_FRCE_OFF_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a734c9c2e74eb0f86bc794af186284acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d343d54710867ba04898013d48bc80b" id="r_a3d343d54710867ba04898013d48bc80b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3d343d54710867ba04898013d48bc80b">PSM_FRCE_OFF_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d343d54710867ba04898013d48bc80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255b178772b17179a2a5d04394310717" id="r_a255b178772b17179a2a5d04394310717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a255b178772b17179a2a5d04394310717">PSM_FRCE_OFF_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a255b178772b17179a2a5d04394310717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4bafa709a007260f315bba0c6346af" id="r_a1c4bafa709a007260f315bba0c6346af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1c4bafa709a007260f315bba0c6346af">PSM_FRCE_OFF_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a1c4bafa709a007260f315bba0c6346af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7250c87309c2fa33dd4fe47da08cd6" id="r_aca7250c87309c2fa33dd4fe47da08cd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aca7250c87309c2fa33dd4fe47da08cd6">PSM_FRCE_OFF_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aca7250c87309c2fa33dd4fe47da08cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773f6e05bc691e56768faa779a9b17de" id="r_a773f6e05bc691e56768faa779a9b17de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a773f6e05bc691e56768faa779a9b17de">PSM_FRCE_OFF_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a773f6e05bc691e56768faa779a9b17de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4997d6aeb24ec83b8d92b16b8f358ee" id="r_ac4997d6aeb24ec83b8d92b16b8f358ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac4997d6aeb24ec83b8d92b16b8f358ee">PSM_FRCE_OFF_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac4997d6aeb24ec83b8d92b16b8f358ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1412afb6b8855aae5695dbeb4bae7d3" id="r_af1412afb6b8855aae5695dbeb4bae7d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af1412afb6b8855aae5695dbeb4bae7d3">PSM_FRCE_OFF_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:af1412afb6b8855aae5695dbeb4bae7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a0a8e6504c605b2550474487de40f" id="r_ac56a0a8e6504c605b2550474487de40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac56a0a8e6504c605b2550474487de40f">PSM_FRCE_OFF_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ac56a0a8e6504c605b2550474487de40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fdd3a81d4266458510858b70b47a1f" id="r_a06fdd3a81d4266458510858b70b47a1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a06fdd3a81d4266458510858b70b47a1f">PSM_FRCE_OFF_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a06fdd3a81d4266458510858b70b47a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf04c70355ae95fd49d867feb4edbfc" id="r_acbf04c70355ae95fd49d867feb4edbfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acbf04c70355ae95fd49d867feb4edbfc">PSM_FRCE_OFF_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acbf04c70355ae95fd49d867feb4edbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90167bd5ca0c187cc8a5659f47056563" id="r_a90167bd5ca0c187cc8a5659f47056563"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a90167bd5ca0c187cc8a5659f47056563">PSM_FRCE_OFF_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a90167bd5ca0c187cc8a5659f47056563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0883d6a94da81adb586f6480c2e76f8c" id="r_a0883d6a94da81adb586f6480c2e76f8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0883d6a94da81adb586f6480c2e76f8c">PSM_FRCE_OFF_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a0883d6a94da81adb586f6480c2e76f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228c6f309926874cddb7729225bb2128" id="r_a228c6f309926874cddb7729225bb2128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a228c6f309926874cddb7729225bb2128">PSM_FRCE_OFF_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a228c6f309926874cddb7729225bb2128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7355fcdf989bfcd973817ada5fbff8f" id="r_af7355fcdf989bfcd973817ada5fbff8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af7355fcdf989bfcd973817ada5fbff8f">PSM_FRCE_OFF_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:af7355fcdf989bfcd973817ada5fbff8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacdf800305b227e6622b4bdd34d2a19" id="r_adacdf800305b227e6622b4bdd34d2a19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adacdf800305b227e6622b4bdd34d2a19">PSM_FRCE_OFF_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adacdf800305b227e6622b4bdd34d2a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500a5b5a5f297b1b88de8d946e9132d2" id="r_a500a5b5a5f297b1b88de8d946e9132d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a500a5b5a5f297b1b88de8d946e9132d2">PSM_FRCE_OFF_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a500a5b5a5f297b1b88de8d946e9132d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498ab94c38b840fabf00aa16762fee26" id="r_a498ab94c38b840fabf00aa16762fee26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a498ab94c38b840fabf00aa16762fee26">PSM_FRCE_OFF_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a498ab94c38b840fabf00aa16762fee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4348b764e8ee3fe7d6c6618c8b989779" id="r_a4348b764e8ee3fe7d6c6618c8b989779"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4348b764e8ee3fe7d6c6618c8b989779">PSM_FRCE_OFF_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a4348b764e8ee3fe7d6c6618c8b989779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad058bb03cbfdbeec9e60ffb4c9696f9e" id="r_ad058bb03cbfdbeec9e60ffb4c9696f9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad058bb03cbfdbeec9e60ffb4c9696f9e">PSM_FRCE_OFF_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad058bb03cbfdbeec9e60ffb4c9696f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf140f05433c6199e814bb253c6bffb2" id="r_adf140f05433c6199e814bb253c6bffb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf140f05433c6199e814bb253c6bffb2">PSM_FRCE_OFF_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adf140f05433c6199e814bb253c6bffb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa21f04ef86027982e67df9bac88efe9" id="r_afa21f04ef86027982e67df9bac88efe9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afa21f04ef86027982e67df9bac88efe9">PSM_FRCE_OFF_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afa21f04ef86027982e67df9bac88efe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8988c0eb91dbc513941cfbd7076387ce" id="r_a8988c0eb91dbc513941cfbd7076387ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8988c0eb91dbc513941cfbd7076387ce">PSM_FRCE_OFF_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a8988c0eb91dbc513941cfbd7076387ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71b40811817793df78fac770d9e3a7a" id="r_af71b40811817793df78fac770d9e3a7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af71b40811817793df78fac770d9e3a7a">PSM_FRCE_OFF_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:af71b40811817793df78fac770d9e3a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7cd6ee9b2f131748a6be4e63cc4f12" id="r_a0d7cd6ee9b2f131748a6be4e63cc4f12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0d7cd6ee9b2f131748a6be4e63cc4f12">PSM_FRCE_OFF_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a0d7cd6ee9b2f131748a6be4e63cc4f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab820e4ebc030b8b21cac05f1d32b93" id="r_a5ab820e4ebc030b8b21cac05f1d32b93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5ab820e4ebc030b8b21cac05f1d32b93">PSM_FRCE_OFF_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5ab820e4ebc030b8b21cac05f1d32b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5ecf855030ddfba3c9181bc930d7e3" id="r_a1a5ecf855030ddfba3c9181bc930d7e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1a5ecf855030ddfba3c9181bc930d7e3">PSM_FRCE_OFF_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a5ecf855030ddfba3c9181bc930d7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae773bef12c9d97f0c2a7302473b8379b" id="r_ae773bef12c9d97f0c2a7302473b8379b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae773bef12c9d97f0c2a7302473b8379b">PSM_FRCE_OFF_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:ae773bef12c9d97f0c2a7302473b8379b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a1eb4627059810ff1c9efd1dbc8a71" id="r_a64a1eb4627059810ff1c9efd1dbc8a71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a64a1eb4627059810ff1c9efd1dbc8a71">PSM_FRCE_OFF_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a64a1eb4627059810ff1c9efd1dbc8a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab44ccc4216007a80a9f1231c886de332" id="r_ab44ccc4216007a80a9f1231c886de332"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab44ccc4216007a80a9f1231c886de332">PSM_FRCE_OFF_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ab44ccc4216007a80a9f1231c886de332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4360c3365bc52dc4f8e5e5a0572b69" id="r_a7f4360c3365bc52dc4f8e5e5a0572b69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7f4360c3365bc52dc4f8e5e5a0572b69">PSM_FRCE_OFF_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7f4360c3365bc52dc4f8e5e5a0572b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a75073f0712ef2e667895212bac1fb" id="r_ae9a75073f0712ef2e667895212bac1fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae9a75073f0712ef2e667895212bac1fb">PSM_FRCE_OFF_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae9a75073f0712ef2e667895212bac1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835bdfa5f071e0421cf74acd6c30477c" id="r_a835bdfa5f071e0421cf74acd6c30477c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a835bdfa5f071e0421cf74acd6c30477c">PSM_FRCE_OFF_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a835bdfa5f071e0421cf74acd6c30477c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacff5cb9c4fee847eab6086173b3ec72" id="r_aacff5cb9c4fee847eab6086173b3ec72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aacff5cb9c4fee847eab6086173b3ec72">PSM_FRCE_OFF_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aacff5cb9c4fee847eab6086173b3ec72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24daeebb7f1b2a57068fef352697d42d" id="r_a24daeebb7f1b2a57068fef352697d42d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a24daeebb7f1b2a57068fef352697d42d">PSM_FRCE_OFF_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a24daeebb7f1b2a57068fef352697d42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae886e3dd1bf58c630bed79f7f74ff00c" id="r_ae886e3dd1bf58c630bed79f7f74ff00c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae886e3dd1bf58c630bed79f7f74ff00c">PSM_FRCE_OFF_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae886e3dd1bf58c630bed79f7f74ff00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74335d1f532712661cdd4719fb697c25" id="r_a74335d1f532712661cdd4719fb697c25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a74335d1f532712661cdd4719fb697c25">PSM_FRCE_OFF_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a74335d1f532712661cdd4719fb697c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e694ca8f52b35e030834cecd4b52cc9" id="r_a1e694ca8f52b35e030834cecd4b52cc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1e694ca8f52b35e030834cecd4b52cc9">PSM_FRCE_OFF_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a1e694ca8f52b35e030834cecd4b52cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583942889e324e4c481b01165f433ec7" id="r_a583942889e324e4c481b01165f433ec7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a583942889e324e4c481b01165f433ec7">PSM_FRCE_OFF_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a583942889e324e4c481b01165f433ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f22b6db8460a77ac687706c42d429e" id="r_ab6f22b6db8460a77ac687706c42d429e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab6f22b6db8460a77ac687706c42d429e">PSM_FRCE_OFF_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ab6f22b6db8460a77ac687706c42d429e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3329f82e6ed7a7958c8b7690ffe808b2" id="r_a3329f82e6ed7a7958c8b7690ffe808b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3329f82e6ed7a7958c8b7690ffe808b2">PSM_FRCE_OFF_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3329f82e6ed7a7958c8b7690ffe808b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7db8378fc043a6c9bfd848b382086d" id="r_ade7db8378fc043a6c9bfd848b382086d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ade7db8378fc043a6c9bfd848b382086d">PSM_FRCE_OFF_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ade7db8378fc043a6c9bfd848b382086d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62ae27f427e0abba08a627187f92e39" id="r_ab62ae27f427e0abba08a627187f92e39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab62ae27f427e0abba08a627187f92e39">PSM_FRCE_OFF_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:ab62ae27f427e0abba08a627187f92e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6eedcab9860c82ce50f23e420d278c" id="r_a7f6eedcab9860c82ce50f23e420d278c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7f6eedcab9860c82ce50f23e420d278c">PSM_FRCE_OFF_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a7f6eedcab9860c82ce50f23e420d278c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae75df65f9b0dac13ce1a0143efc553" id="r_afae75df65f9b0dac13ce1a0143efc553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afae75df65f9b0dac13ce1a0143efc553">PSM_FRCE_OFF_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:afae75df65f9b0dac13ce1a0143efc553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c79fbd5ae4a457a6c225fe646e2c55" id="r_a32c79fbd5ae4a457a6c225fe646e2c55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a32c79fbd5ae4a457a6c225fe646e2c55">PSM_FRCE_OFF_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32c79fbd5ae4a457a6c225fe646e2c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030f8e022853f8e52462458b8e1a0f2b" id="r_a030f8e022853f8e52462458b8e1a0f2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a030f8e022853f8e52462458b8e1a0f2b">PSM_FRCE_OFF_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a030f8e022853f8e52462458b8e1a0f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcb980be054f62247dc1f889d6d2c40" id="r_adfcb980be054f62247dc1f889d6d2c40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adfcb980be054f62247dc1f889d6d2c40">PSM_FRCE_OFF_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:adfcb980be054f62247dc1f889d6d2c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaab691aa9da53054779ee6e18f28a24" id="r_afaab691aa9da53054779ee6e18f28a24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afaab691aa9da53054779ee6e18f28a24">PSM_FRCE_OFF_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:afaab691aa9da53054779ee6e18f28a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35d7d6c36bc3637d6f1e3b46c4b2f47" id="r_ac35d7d6c36bc3637d6f1e3b46c4b2f47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac35d7d6c36bc3637d6f1e3b46c4b2f47">PSM_FRCE_OFF_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:ac35d7d6c36bc3637d6f1e3b46c4b2f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ba089d16c536fb839a9f745ceffefe" id="r_a37ba089d16c536fb839a9f745ceffefe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37ba089d16c536fb839a9f745ceffefe">PSM_FRCE_OFF_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a37ba089d16c536fb839a9f745ceffefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cc03149336d2518889646a573be384" id="r_a78cc03149336d2518889646a573be384"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a78cc03149336d2518889646a573be384">PSM_FRCE_OFF_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a78cc03149336d2518889646a573be384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62da6c89a4f97f2758eac9dd1b4a3da" id="r_ae62da6c89a4f97f2758eac9dd1b4a3da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae62da6c89a4f97f2758eac9dd1b4a3da">PSM_FRCE_OFF_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:ae62da6c89a4f97f2758eac9dd1b4a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5082597540af10f487a4d967f717a7e5" id="r_a5082597540af10f487a4d967f717a7e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5082597540af10f487a4d967f717a7e5">PSM_FRCE_OFF_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a5082597540af10f487a4d967f717a7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77212a25d8fbde0d75d4200fc3f6e559" id="r_a77212a25d8fbde0d75d4200fc3f6e559"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a77212a25d8fbde0d75d4200fc3f6e559">PSM_FRCE_OFF_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a77212a25d8fbde0d75d4200fc3f6e559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bab04214b2fc9cc074bed544b4e556" id="r_ac6bab04214b2fc9cc074bed544b4e556"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac6bab04214b2fc9cc074bed544b4e556">PSM_FRCE_OFF_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6bab04214b2fc9cc074bed544b4e556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c13dae686cf355b34fe6d20f4db835" id="r_ae3c13dae686cf355b34fe6d20f4db835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae3c13dae686cf355b34fe6d20f4db835">PSM_FRCE_OFF_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae3c13dae686cf355b34fe6d20f4db835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15140aefcd6f9bf6bdca692e62ae3ad8" id="r_a15140aefcd6f9bf6bdca692e62ae3ad8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a15140aefcd6f9bf6bdca692e62ae3ad8">PSM_FRCE_OFF_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a15140aefcd6f9bf6bdca692e62ae3ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42289f6fd14a5f443bfe30cb1c668f58" id="r_a42289f6fd14a5f443bfe30cb1c668f58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a42289f6fd14a5f443bfe30cb1c668f58">PSM_FRCE_OFF_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a42289f6fd14a5f443bfe30cb1c668f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340716793bc39fcb287e30a3571c2545" id="r_a340716793bc39fcb287e30a3571c2545"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a340716793bc39fcb287e30a3571c2545">PSM_FRCE_OFF_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a340716793bc39fcb287e30a3571c2545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32132850187d5b1087c3bb4213685447" id="r_a32132850187d5b1087c3bb4213685447"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a32132850187d5b1087c3bb4213685447">PSM_FRCE_OFF_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32132850187d5b1087c3bb4213685447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fab56518419941caedb79fb99f73bc3" id="r_a4fab56518419941caedb79fb99f73bc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4fab56518419941caedb79fb99f73bc3">PSM_FRCE_OFF_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4fab56518419941caedb79fb99f73bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3597c64c54de504e63afa744b29575b7" id="r_a3597c64c54de504e63afa744b29575b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3597c64c54de504e63afa744b29575b7">PSM_FRCE_OFF_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a3597c64c54de504e63afa744b29575b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de76f5ce7f7724b72fabde8aaa94ed3" id="r_a0de76f5ce7f7724b72fabde8aaa94ed3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0de76f5ce7f7724b72fabde8aaa94ed3">PSM_FRCE_OFF_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a0de76f5ce7f7724b72fabde8aaa94ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f32c07bee4ee1ae8e16e0ac09dbb455" id="r_a4f32c07bee4ee1ae8e16e0ac09dbb455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4f32c07bee4ee1ae8e16e0ac09dbb455">PSM_FRCE_OFF_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4f32c07bee4ee1ae8e16e0ac09dbb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642d5274fb6a282bad3c4d93d1ae41be" id="r_a642d5274fb6a282bad3c4d93d1ae41be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a642d5274fb6a282bad3c4d93d1ae41be">PSM_FRCE_OFF_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a642d5274fb6a282bad3c4d93d1ae41be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ca46248765af90b0a27f62d89f124e" id="r_ac6ca46248765af90b0a27f62d89f124e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac6ca46248765af90b0a27f62d89f124e">PSM_FRCE_ON_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac6ca46248765af90b0a27f62d89f124e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75fae4f841b7fde60d6a20df915980a" id="r_aa75fae4f841b7fde60d6a20df915980a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa75fae4f841b7fde60d6a20df915980a">PSM_FRCE_ON_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:aa75fae4f841b7fde60d6a20df915980a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995cc86541d01c3bebe2aac26ee4b56f" id="r_a995cc86541d01c3bebe2aac26ee4b56f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a995cc86541d01c3bebe2aac26ee4b56f">PSM_FRCE_ON_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a995cc86541d01c3bebe2aac26ee4b56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bceb6f428cae931d28a310776e5170f" id="r_a9bceb6f428cae931d28a310776e5170f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9bceb6f428cae931d28a310776e5170f">PSM_FRCE_ON_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a9bceb6f428cae931d28a310776e5170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199da0a47380a82bbf30f1344b4238de" id="r_a199da0a47380a82bbf30f1344b4238de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a199da0a47380a82bbf30f1344b4238de">PSM_FRCE_ON_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a199da0a47380a82bbf30f1344b4238de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499ef3f9c47d36972ee17a2acc74ac06" id="r_a499ef3f9c47d36972ee17a2acc74ac06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a499ef3f9c47d36972ee17a2acc74ac06">PSM_FRCE_ON_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:a499ef3f9c47d36972ee17a2acc74ac06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c07d89586f35076ad8121bf6af59370" id="r_a4c07d89586f35076ad8121bf6af59370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4c07d89586f35076ad8121bf6af59370">PSM_FRCE_ON_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c07d89586f35076ad8121bf6af59370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab922633e49953bb9a5be59692665eb8f" id="r_ab922633e49953bb9a5be59692665eb8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab922633e49953bb9a5be59692665eb8f">PSM_FRCE_ON_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ab922633e49953bb9a5be59692665eb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbe3da1a4e4bf94ef0723363071125c" id="r_aabbe3da1a4e4bf94ef0723363071125c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aabbe3da1a4e4bf94ef0723363071125c">PSM_FRCE_ON_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aabbe3da1a4e4bf94ef0723363071125c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88b70a54d69047402238a328db25608" id="r_ab88b70a54d69047402238a328db25608"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab88b70a54d69047402238a328db25608">PSM_FRCE_ON_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab88b70a54d69047402238a328db25608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159ab1a751cf020196f1e928b43d9ae7" id="r_a159ab1a751cf020196f1e928b43d9ae7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a159ab1a751cf020196f1e928b43d9ae7">PSM_FRCE_ON_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a159ab1a751cf020196f1e928b43d9ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55366d9b873fe5cd6b5613195e6285a" id="r_ad55366d9b873fe5cd6b5613195e6285a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad55366d9b873fe5cd6b5613195e6285a">PSM_FRCE_ON_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad55366d9b873fe5cd6b5613195e6285a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e576f07966f9c951ba57f6acae502d" id="r_a00e576f07966f9c951ba57f6acae502d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a00e576f07966f9c951ba57f6acae502d">PSM_FRCE_ON_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a00e576f07966f9c951ba57f6acae502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677ca9f8acd73a6d10c5d7c14b268621" id="r_a677ca9f8acd73a6d10c5d7c14b268621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a677ca9f8acd73a6d10c5d7c14b268621">PSM_FRCE_ON_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a677ca9f8acd73a6d10c5d7c14b268621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70955b41b81ebaef2ebf9788bb68528a" id="r_a70955b41b81ebaef2ebf9788bb68528a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a70955b41b81ebaef2ebf9788bb68528a">PSM_FRCE_ON_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a70955b41b81ebaef2ebf9788bb68528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f3a4478c45c275f696b9bf18c3de62" id="r_ac5f3a4478c45c275f696b9bf18c3de62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5f3a4478c45c275f696b9bf18c3de62">PSM_FRCE_ON_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac5f3a4478c45c275f696b9bf18c3de62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f1143a5510c4846982d067816790fc" id="r_ac5f1143a5510c4846982d067816790fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5f1143a5510c4846982d067816790fc">PSM_FRCE_ON_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac5f1143a5510c4846982d067816790fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c55d6453d6bc19bfd9108f9dc6b398" id="r_a48c55d6453d6bc19bfd9108f9dc6b398"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a48c55d6453d6bc19bfd9108f9dc6b398">PSM_FRCE_ON_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a48c55d6453d6bc19bfd9108f9dc6b398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80f89e14d73e6e25e80fc72c610825a" id="r_ab80f89e14d73e6e25e80fc72c610825a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab80f89e14d73e6e25e80fc72c610825a">PSM_FRCE_ON_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ab80f89e14d73e6e25e80fc72c610825a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38208fa598235d6a731bff4d1efe33fd" id="r_a38208fa598235d6a731bff4d1efe33fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a38208fa598235d6a731bff4d1efe33fd">PSM_FRCE_ON_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a38208fa598235d6a731bff4d1efe33fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329e18cb8c6e24fb63f01f05b3e59779" id="r_a329e18cb8c6e24fb63f01f05b3e59779"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a329e18cb8c6e24fb63f01f05b3e59779">PSM_FRCE_ON_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a329e18cb8c6e24fb63f01f05b3e59779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb29492490d8e42bc12fd2e41ce425e6" id="r_aeb29492490d8e42bc12fd2e41ce425e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aeb29492490d8e42bc12fd2e41ce425e6">PSM_FRCE_ON_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:aeb29492490d8e42bc12fd2e41ce425e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:aeb29492490d8e42bc12fd2e41ce425e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37684de5b927f29153d0bca0e7f2643b" id="r_a37684de5b927f29153d0bca0e7f2643b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37684de5b927f29153d0bca0e7f2643b">PSM_FRCE_ON_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37684de5b927f29153d0bca0e7f2643b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f389f44227e602c4d23803eb1c07870" id="r_a9f389f44227e602c4d23803eb1c07870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9f389f44227e602c4d23803eb1c07870">PSM_FRCE_ON_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a9f389f44227e602c4d23803eb1c07870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fcee01072c2081e37219cec264c9a8" id="r_a38fcee01072c2081e37219cec264c9a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a38fcee01072c2081e37219cec264c9a8">PSM_FRCE_ON_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a38fcee01072c2081e37219cec264c9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba11de8429faa2d800b67a41445bab3" id="r_a1ba11de8429faa2d800b67a41445bab3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1ba11de8429faa2d800b67a41445bab3">PSM_FRCE_ON_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1ba11de8429faa2d800b67a41445bab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384d71fbf38669669f0232eb0820fca5" id="r_a384d71fbf38669669f0232eb0820fca5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a384d71fbf38669669f0232eb0820fca5">PSM_FRCE_ON_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a384d71fbf38669669f0232eb0820fca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfffb6470657557c6b71b83e45dabbc0" id="r_abfffb6470657557c6b71b83e45dabbc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abfffb6470657557c6b71b83e45dabbc0">PSM_FRCE_ON_PROC0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abfffb6470657557c6b71b83e45dabbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497a761205bad1af4d94d05e92f2d799" id="r_a497a761205bad1af4d94d05e92f2d799"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a497a761205bad1af4d94d05e92f2d799">PSM_FRCE_ON_PROC0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a497a761205bad1af4d94d05e92f2d799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf880947d32a9c3c8bc60416f48006a" id="r_aecf880947d32a9c3c8bc60416f48006a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aecf880947d32a9c3c8bc60416f48006a">PSM_FRCE_ON_PROC0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aecf880947d32a9c3c8bc60416f48006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7542b73a825a455a85f3edef2ec47554" id="r_a7542b73a825a455a85f3edef2ec47554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7542b73a825a455a85f3edef2ec47554">PSM_FRCE_ON_PROC0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a7542b73a825a455a85f3edef2ec47554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9ee8b0fc5ea490f1c0e094f3140dca" id="r_acb9ee8b0fc5ea490f1c0e094f3140dca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acb9ee8b0fc5ea490f1c0e094f3140dca">PSM_FRCE_ON_PROC0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acb9ee8b0fc5ea490f1c0e094f3140dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eef41b431634ead09fc8997ad40821b" id="r_a0eef41b431634ead09fc8997ad40821b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0eef41b431634ead09fc8997ad40821b">PSM_FRCE_ON_PROC1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0eef41b431634ead09fc8997ad40821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796369ee1368503db86aaeaeebceeaa9" id="r_a796369ee1368503db86aaeaeebceeaa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a796369ee1368503db86aaeaeebceeaa9">PSM_FRCE_ON_PROC1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a796369ee1368503db86aaeaeebceeaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5b2d4f2053e5e80d9abd7174c3e252" id="r_adf5b2d4f2053e5e80d9abd7174c3e252"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf5b2d4f2053e5e80d9abd7174c3e252">PSM_FRCE_ON_PROC1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:adf5b2d4f2053e5e80d9abd7174c3e252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc94ba07cac2fea84006c750bdbf59e" id="r_a3cc94ba07cac2fea84006c750bdbf59e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3cc94ba07cac2fea84006c750bdbf59e">PSM_FRCE_ON_PROC1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a3cc94ba07cac2fea84006c750bdbf59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07be194598a37c8e9e0e80ad55112b8" id="r_aa07be194598a37c8e9e0e80ad55112b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa07be194598a37c8e9e0e80ad55112b8">PSM_FRCE_ON_PROC1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa07be194598a37c8e9e0e80ad55112b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf88f54eadc18b349a6e8e65ed5e5e99" id="r_adf88f54eadc18b349a6e8e65ed5e5e99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adf88f54eadc18b349a6e8e65ed5e5e99">PSM_FRCE_ON_PROC_COLD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adf88f54eadc18b349a6e8e65ed5e5e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff8c5a9b5839ca6a80ad496c9418b06" id="r_aaff8c5a9b5839ca6a80ad496c9418b06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aaff8c5a9b5839ca6a80ad496c9418b06">PSM_FRCE_ON_PROC_COLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aaff8c5a9b5839ca6a80ad496c9418b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ab6d0296cc2b513f10b46a6ce58eb8" id="r_ac2ab6d0296cc2b513f10b46a6ce58eb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac2ab6d0296cc2b513f10b46a6ce58eb8">PSM_FRCE_ON_PROC_COLD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac2ab6d0296cc2b513f10b46a6ce58eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7570431805ee90529c814e957b9aab" id="r_a1d7570431805ee90529c814e957b9aab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1d7570431805ee90529c814e957b9aab">PSM_FRCE_ON_PROC_COLD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1d7570431805ee90529c814e957b9aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e250b8cda264c919bd415b4bfa8bd75" id="r_a0e250b8cda264c919bd415b4bfa8bd75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0e250b8cda264c919bd415b4bfa8bd75">PSM_FRCE_ON_PROC_COLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0e250b8cda264c919bd415b4bfa8bd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8e02bc3d85d225a75063663cf361e1" id="r_afb8e02bc3d85d225a75063663cf361e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afb8e02bc3d85d225a75063663cf361e1">PSM_FRCE_ON_PSM_READY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afb8e02bc3d85d225a75063663cf361e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287ab7e24d76385a76ea0504be8613cb" id="r_a287ab7e24d76385a76ea0504be8613cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a287ab7e24d76385a76ea0504be8613cb">PSM_FRCE_ON_PSM_READY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a287ab7e24d76385a76ea0504be8613cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0a680d25dee3408b24105d1b012ec0" id="r_a8c0a680d25dee3408b24105d1b012ec0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a8c0a680d25dee3408b24105d1b012ec0">PSM_FRCE_ON_PSM_READY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8c0a680d25dee3408b24105d1b012ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e95c82147db336bba21e8f1fa6c035" id="r_a81e95c82147db336bba21e8f1fa6c035"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a81e95c82147db336bba21e8f1fa6c035">PSM_FRCE_ON_PSM_READY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a81e95c82147db336bba21e8f1fa6c035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a7d0de95489852b609f61fc07a4b45" id="r_a97a7d0de95489852b609f61fc07a4b45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a97a7d0de95489852b609f61fc07a4b45">PSM_FRCE_ON_PSM_READY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a97a7d0de95489852b609f61fc07a4b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff8a30391d029f8831ffec1574147ac" id="r_a9ff8a30391d029f8831ffec1574147ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9ff8a30391d029f8831ffec1574147ac">PSM_FRCE_ON_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9ff8a30391d029f8831ffec1574147ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c4dab7405b57b9efe7d6e1bf62e991" id="r_a38c4dab7405b57b9efe7d6e1bf62e991"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a38c4dab7405b57b9efe7d6e1bf62e991">PSM_FRCE_ON_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a38c4dab7405b57b9efe7d6e1bf62e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494282ea1503eff529265d1d0631f569" id="r_a494282ea1503eff529265d1d0631f569"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a494282ea1503eff529265d1d0631f569">PSM_FRCE_ON_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a494282ea1503eff529265d1d0631f569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e1cfe80c44b3db6f2dc33813e4f2f0" id="r_a60e1cfe80c44b3db6f2dc33813e4f2f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a60e1cfe80c44b3db6f2dc33813e4f2f0">PSM_FRCE_ON_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a60e1cfe80c44b3db6f2dc33813e4f2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffae5cdb455d9365afc310098abdcb7" id="r_acffae5cdb455d9365afc310098abdcb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acffae5cdb455d9365afc310098abdcb7">PSM_FRCE_ON_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:acffae5cdb455d9365afc310098abdcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb84db2ef64ec2b4c352b822e720e64f" id="r_adb84db2ef64ec2b4c352b822e720e64f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adb84db2ef64ec2b4c352b822e720e64f">PSM_FRCE_ON_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adb84db2ef64ec2b4c352b822e720e64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21816261c0994866e5228128b5f7ced" id="r_af21816261c0994866e5228128b5f7ced"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af21816261c0994866e5228128b5f7ced">PSM_FRCE_ON_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af21816261c0994866e5228128b5f7ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c12111022db86b842612df6fc0ccd7" id="r_a82c12111022db86b842612df6fc0ccd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a82c12111022db86b842612df6fc0ccd7">PSM_FRCE_ON_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a82c12111022db86b842612df6fc0ccd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f655a509e248f83c4efb2f3e27bde4a" id="r_a1f655a509e248f83c4efb2f3e27bde4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f655a509e248f83c4efb2f3e27bde4a">PSM_FRCE_ON_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a1f655a509e248f83c4efb2f3e27bde4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866159d606e84f1c68b6de9845799844" id="r_a866159d606e84f1c68b6de9845799844"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a866159d606e84f1c68b6de9845799844">PSM_FRCE_ON_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a866159d606e84f1c68b6de9845799844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047cf4ae21d8bfb96106d2600c383a7f" id="r_a047cf4ae21d8bfb96106d2600c383a7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a047cf4ae21d8bfb96106d2600c383a7f">PSM_FRCE_ON_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a047cf4ae21d8bfb96106d2600c383a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad588b9470d0a7480074521001f51f7a5" id="r_ad588b9470d0a7480074521001f51f7a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad588b9470d0a7480074521001f51f7a5">PSM_FRCE_ON_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad588b9470d0a7480074521001f51f7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee23f8922038a7f16bbb72b88aabcc33" id="r_aee23f8922038a7f16bbb72b88aabcc33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee23f8922038a7f16bbb72b88aabcc33">PSM_FRCE_ON_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aee23f8922038a7f16bbb72b88aabcc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c333defa1d36d6d6b687bfe7bfa33c0" id="r_a4c333defa1d36d6d6b687bfe7bfa33c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4c333defa1d36d6d6b687bfe7bfa33c0">PSM_FRCE_ON_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4c333defa1d36d6d6b687bfe7bfa33c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620980cf65b7ed133d9d7cd3c97f0cb4" id="r_a620980cf65b7ed133d9d7cd3c97f0cb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a620980cf65b7ed133d9d7cd3c97f0cb4">PSM_FRCE_ON_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a620980cf65b7ed133d9d7cd3c97f0cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edbf858bc040df4391b98fdec7847d8" id="r_a7edbf858bc040df4391b98fdec7847d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7edbf858bc040df4391b98fdec7847d8">PSM_FRCE_ON_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7edbf858bc040df4391b98fdec7847d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad381f47c0145348b707423f8ef5a6636" id="r_ad381f47c0145348b707423f8ef5a6636"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad381f47c0145348b707423f8ef5a6636">PSM_FRCE_ON_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad381f47c0145348b707423f8ef5a6636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d3e5858af36bcfba271ca3848130a6" id="r_a62d3e5858af36bcfba271ca3848130a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a62d3e5858af36bcfba271ca3848130a6">PSM_FRCE_ON_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a62d3e5858af36bcfba271ca3848130a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26a396dc79644f00a8e561a21696a9e" id="r_ab26a396dc79644f00a8e561a21696a9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab26a396dc79644f00a8e561a21696a9e">PSM_FRCE_ON_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ab26a396dc79644f00a8e561a21696a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023b7966412ba0e1332847b64f2bf374" id="r_a023b7966412ba0e1332847b64f2bf374"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a023b7966412ba0e1332847b64f2bf374">PSM_FRCE_ON_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a023b7966412ba0e1332847b64f2bf374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fddaa762c5bdd9d6ce01627c9d823a" id="r_a12fddaa762c5bdd9d6ce01627c9d823a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a12fddaa762c5bdd9d6ce01627c9d823a">PSM_FRCE_ON_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a12fddaa762c5bdd9d6ce01627c9d823a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f29b2a94c1eb932283e6b0bc2e7b6b" id="r_a09f29b2a94c1eb932283e6b0bc2e7b6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a09f29b2a94c1eb932283e6b0bc2e7b6b">PSM_FRCE_ON_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a09f29b2a94c1eb932283e6b0bc2e7b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf077f31983bd8cd91a384a0fc70923" id="r_a4bf077f31983bd8cd91a384a0fc70923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4bf077f31983bd8cd91a384a0fc70923">PSM_FRCE_ON_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a4bf077f31983bd8cd91a384a0fc70923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264be0183a17a36e735a89f1fa42a871" id="r_a264be0183a17a36e735a89f1fa42a871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a264be0183a17a36e735a89f1fa42a871">PSM_FRCE_ON_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a264be0183a17a36e735a89f1fa42a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2633f5339d3bcb48c00bf06a3c4a4349" id="r_a2633f5339d3bcb48c00bf06a3c4a4349"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2633f5339d3bcb48c00bf06a3c4a4349">PSM_FRCE_ON_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a2633f5339d3bcb48c00bf06a3c4a4349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87c476197050bafcf14e69db5d76ae8" id="r_ae87c476197050bafcf14e69db5d76ae8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae87c476197050bafcf14e69db5d76ae8">PSM_FRCE_ON_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae87c476197050bafcf14e69db5d76ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf28a77a7d7af353aab515e3fe98edea" id="r_abf28a77a7d7af353aab515e3fe98edea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abf28a77a7d7af353aab515e3fe98edea">PSM_FRCE_ON_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf28a77a7d7af353aab515e3fe98edea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495b103d1fbc7b856ddd03532e2dc572" id="r_a495b103d1fbc7b856ddd03532e2dc572"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a495b103d1fbc7b856ddd03532e2dc572">PSM_FRCE_ON_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a495b103d1fbc7b856ddd03532e2dc572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63cea7d356f86602c8c248ec8b9ed7c" id="r_ac63cea7d356f86602c8c248ec8b9ed7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac63cea7d356f86602c8c248ec8b9ed7c">PSM_FRCE_ON_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ac63cea7d356f86602c8c248ec8b9ed7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74cf0bd53025d9ccd90d4f18d0d6c1a" id="r_ab74cf0bd53025d9ccd90d4f18d0d6c1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab74cf0bd53025d9ccd90d4f18d0d6c1a">PSM_FRCE_ON_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab74cf0bd53025d9ccd90d4f18d0d6c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246c9ea32fd747fe068f3894db2871c6" id="r_a246c9ea32fd747fe068f3894db2871c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a246c9ea32fd747fe068f3894db2871c6">PSM_FRCE_ON_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a246c9ea32fd747fe068f3894db2871c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3928a70e9c88fc0a0c6fc9e69e93121" id="r_af3928a70e9c88fc0a0c6fc9e69e93121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af3928a70e9c88fc0a0c6fc9e69e93121">PSM_FRCE_ON_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af3928a70e9c88fc0a0c6fc9e69e93121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b2722746872309247a165b20cf6e1d" id="r_ad7b2722746872309247a165b20cf6e1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad7b2722746872309247a165b20cf6e1d">PSM_FRCE_ON_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:ad7b2722746872309247a165b20cf6e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87781b59937c530828c8c2edfa73eda0" id="r_a87781b59937c530828c8c2edfa73eda0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a87781b59937c530828c8c2edfa73eda0">PSM_FRCE_ON_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a87781b59937c530828c8c2edfa73eda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e61542692f75b7f7d52b3b189ecf3a" id="r_af2e61542692f75b7f7d52b3b189ecf3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af2e61542692f75b7f7d52b3b189ecf3a">PSM_FRCE_ON_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:af2e61542692f75b7f7d52b3b189ecf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8353d4d6c984a9d8664c570f767afd8" id="r_ae8353d4d6c984a9d8664c570f767afd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae8353d4d6c984a9d8664c570f767afd8">PSM_FRCE_ON_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae8353d4d6c984a9d8664c570f767afd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30c0ee158f187efc5d4b71c6d76210a" id="r_ab30c0ee158f187efc5d4b71c6d76210a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab30c0ee158f187efc5d4b71c6d76210a">PSM_FRCE_ON_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab30c0ee158f187efc5d4b71c6d76210a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb8914dfb7578f1ac5e586865b1ecd1" id="r_a9fb8914dfb7578f1ac5e586865b1ecd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9fb8914dfb7578f1ac5e586865b1ecd1">PSM_FRCE_ON_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a9fb8914dfb7578f1ac5e586865b1ecd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bb40fe096c63f9b5fd8630ab7a187b" id="r_a01bb40fe096c63f9b5fd8630ab7a187b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a01bb40fe096c63f9b5fd8630ab7a187b">PSM_FRCE_ON_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a01bb40fe096c63f9b5fd8630ab7a187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0727a31396a20e5535a55afec25ace" id="r_acb0727a31396a20e5535a55afec25ace"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acb0727a31396a20e5535a55afec25ace">PSM_FRCE_ON_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:acb0727a31396a20e5535a55afec25ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15eaa918cc0249857b124320ec9ee9eb" id="r_a15eaa918cc0249857b124320ec9ee9eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a15eaa918cc0249857b124320ec9ee9eb">PSM_FRCE_ON_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15eaa918cc0249857b124320ec9ee9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e903d408e925e934dbd4f4801da3b5" id="r_a68e903d408e925e934dbd4f4801da3b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a68e903d408e925e934dbd4f4801da3b5">PSM_FRCE_ON_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68e903d408e925e934dbd4f4801da3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3012b481c6bfd33ac64159e4794e5e" id="r_adb3012b481c6bfd33ac64159e4794e5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adb3012b481c6bfd33ac64159e4794e5e">PSM_FRCE_ON_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:adb3012b481c6bfd33ac64159e4794e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5eafe2f0af23d8b3c79f36afaaf7d2" id="r_a1f5eafe2f0af23d8b3c79f36afaaf7d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f5eafe2f0af23d8b3c79f36afaaf7d2">PSM_FRCE_ON_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a1f5eafe2f0af23d8b3c79f36afaaf7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d335889cf1c9d0c3780c29b8cda43f3" id="r_a0d335889cf1c9d0c3780c29b8cda43f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0d335889cf1c9d0c3780c29b8cda43f3">PSM_FRCE_ON_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a0d335889cf1c9d0c3780c29b8cda43f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12ba1d90cf5b3d4dd5565425646b505" id="r_ae12ba1d90cf5b3d4dd5565425646b505"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae12ba1d90cf5b3d4dd5565425646b505">PSM_FRCE_ON_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae12ba1d90cf5b3d4dd5565425646b505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829841652917778499dde09591b07971" id="r_a829841652917778499dde09591b07971"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a829841652917778499dde09591b07971">PSM_FRCE_ON_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a829841652917778499dde09591b07971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c30721ef7037710e5d6a9bf8dd2fe33" id="r_a9c30721ef7037710e5d6a9bf8dd2fe33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9c30721ef7037710e5d6a9bf8dd2fe33">PSM_FRCE_ON_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a9c30721ef7037710e5d6a9bf8dd2fe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeaa3ede4142e078b6e8fc094aa7543e" id="r_afeaa3ede4142e078b6e8fc094aa7543e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afeaa3ede4142e078b6e8fc094aa7543e">PSM_FRCE_ON_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:afeaa3ede4142e078b6e8fc094aa7543e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab824cb0eaf771152007f34805bb51ea0" id="r_ab824cb0eaf771152007f34805bb51ea0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab824cb0eaf771152007f34805bb51ea0">PSM_FRCE_ON_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab824cb0eaf771152007f34805bb51ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9111101a261e715c28d7c2b519f27cab" id="r_a9111101a261e715c28d7c2b519f27cab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9111101a261e715c28d7c2b519f27cab">PSM_FRCE_ON_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9111101a261e715c28d7c2b519f27cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd7fcfb9e9c909321c9f3dcccb31ded" id="r_a4bd7fcfb9e9c909321c9f3dcccb31ded"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4bd7fcfb9e9c909321c9f3dcccb31ded">PSM_FRCE_ON_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4bd7fcfb9e9c909321c9f3dcccb31ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea66aaed8d4d4b1688fa6ce36d290ee5" id="r_aea66aaed8d4d4b1688fa6ce36d290ee5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aea66aaed8d4d4b1688fa6ce36d290ee5">PSM_FRCE_ON_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:aea66aaed8d4d4b1688fa6ce36d290ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ec3b11f30769c7ceb30fde897380bc" id="r_a60ec3b11f30769c7ceb30fde897380bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a60ec3b11f30769c7ceb30fde897380bc">PSM_FRCE_ON_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a60ec3b11f30769c7ceb30fde897380bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0568da4ff54b433148294151f690f3b4" id="r_a0568da4ff54b433148294151f690f3b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0568da4ff54b433148294151f690f3b4">PSM_FRCE_ON_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a0568da4ff54b433148294151f690f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ae95044b38887f2bd58ee422ad668e" id="r_a04ae95044b38887f2bd58ee422ad668e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a04ae95044b38887f2bd58ee422ad668e">PSM_FRCE_ON_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a04ae95044b38887f2bd58ee422ad668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bb61ec2f5a2667adc4cc10134b66db" id="r_a01bb61ec2f5a2667adc4cc10134b66db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a01bb61ec2f5a2667adc4cc10134b66db">PSM_FRCE_ON_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a01bb61ec2f5a2667adc4cc10134b66db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f791610b388a0d6375cedff77b0b9bd" id="r_a1f791610b388a0d6375cedff77b0b9bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f791610b388a0d6375cedff77b0b9bd">PSM_FRCE_ON_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a1f791610b388a0d6375cedff77b0b9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8a5cf56fe2e0955c23a38df3a363ef" id="r_aca8a5cf56fe2e0955c23a38df3a363ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aca8a5cf56fe2e0955c23a38df3a363ef">PSM_FRCE_ON_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:aca8a5cf56fe2e0955c23a38df3a363ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7392da9fae270a9e2aedaa67e72d745d" id="r_a7392da9fae270a9e2aedaa67e72d745d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7392da9fae270a9e2aedaa67e72d745d">PSM_FRCE_ON_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a7392da9fae270a9e2aedaa67e72d745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4043e9a3385310c95731ba9380eb6c19" id="r_a4043e9a3385310c95731ba9380eb6c19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4043e9a3385310c95731ba9380eb6c19">PSM_FRCE_ON_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4043e9a3385310c95731ba9380eb6c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7747a4981ac0e5edd035f93c56a86514" id="r_a7747a4981ac0e5edd035f93c56a86514"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a7747a4981ac0e5edd035f93c56a86514">PSM_FRCE_ON_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7747a4981ac0e5edd035f93c56a86514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46981e76d80c8fa0e39ad068f775c9c" id="r_ac46981e76d80c8fa0e39ad068f775c9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac46981e76d80c8fa0e39ad068f775c9c">PSM_FRCE_ON_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:ac46981e76d80c8fa0e39ad068f775c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f62f305ab9ebd3cd2b44dc9e86b46c9" id="r_a1f62f305ab9ebd3cd2b44dc9e86b46c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a1f62f305ab9ebd3cd2b44dc9e86b46c9">PSM_FRCE_ON_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a1f62f305ab9ebd3cd2b44dc9e86b46c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c00e06d22411c5efca114d8389abee4" id="r_a3c00e06d22411c5efca114d8389abee4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3c00e06d22411c5efca114d8389abee4">PSM_FRCE_ON_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a3c00e06d22411c5efca114d8389abee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b381f609d562cb36abd080fd2515bec" id="r_a6b381f609d562cb36abd080fd2515bec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6b381f609d562cb36abd080fd2515bec">PSM_FRCE_ON_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b381f609d562cb36abd080fd2515bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6574c1e6f0c9aa6981a1e2d5e9745d82" id="r_a6574c1e6f0c9aa6981a1e2d5e9745d82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6574c1e6f0c9aa6981a1e2d5e9745d82">PSM_FRCE_ON_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6574c1e6f0c9aa6981a1e2d5e9745d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e04575972974be16be9ce580e6ef19" id="r_af5e04575972974be16be9ce580e6ef19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af5e04575972974be16be9ce580e6ef19">PSM_FRCE_ON_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:af5e04575972974be16be9ce580e6ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67745b7279339c8aad83d22b31ae8336" id="r_a67745b7279339c8aad83d22b31ae8336"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a67745b7279339c8aad83d22b31ae8336">PSM_FRCE_ON_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a67745b7279339c8aad83d22b31ae8336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac8b13f986a933b1f52a61cb2228e7f" id="r_a0ac8b13f986a933b1f52a61cb2228e7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0ac8b13f986a933b1f52a61cb2228e7f">PSM_FRCE_ON_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a0ac8b13f986a933b1f52a61cb2228e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077fdd03bffaf22caa6a15c2f4614db9" id="r_a077fdd03bffaf22caa6a15c2f4614db9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a077fdd03bffaf22caa6a15c2f4614db9">PSM_FRCE_ON_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a077fdd03bffaf22caa6a15c2f4614db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff40d600a0f9e652240a4fcbf9f17f8" id="r_a0ff40d600a0f9e652240a4fcbf9f17f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0ff40d600a0f9e652240a4fcbf9f17f8">PSM_FRCE_ON_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ff40d600a0f9e652240a4fcbf9f17f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add53884b9e9b36fd3f8d3575da6f6212" id="r_add53884b9e9b36fd3f8d3575da6f6212"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#add53884b9e9b36fd3f8d3575da6f6212">PSM_FRCE_ON_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:add53884b9e9b36fd3f8d3575da6f6212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29625b63b5f2e41b7db7fe5b056f56d" id="r_ad29625b63b5f2e41b7db7fe5b056f56d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad29625b63b5f2e41b7db7fe5b056f56d">PSM_FRCE_ON_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ad29625b63b5f2e41b7db7fe5b056f56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44dade683c022ad57c351c9d632011cb" id="r_a44dade683c022ad57c351c9d632011cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a44dade683c022ad57c351c9d632011cb">PSM_FRCE_ON_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a44dade683c022ad57c351c9d632011cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1a0defbace5a608f63bd1633613df7" id="r_a4b1a0defbace5a608f63bd1633613df7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4b1a0defbace5a608f63bd1633613df7">PSM_FRCE_ON_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4b1a0defbace5a608f63bd1633613df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9284d89de1d1b56cb0cdd49d3bc134fd" id="r_a9284d89de1d1b56cb0cdd49d3bc134fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9284d89de1d1b56cb0cdd49d3bc134fd">PSM_FRCE_ON_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9284d89de1d1b56cb0cdd49d3bc134fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5120358c59ff200b7451d6a485dfef1" id="r_ac5120358c59ff200b7451d6a485dfef1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5120358c59ff200b7451d6a485dfef1">PSM_FRCE_ON_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ac5120358c59ff200b7451d6a485dfef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3e65cc3703a9d2e9e04c631f864763" id="r_acf3e65cc3703a9d2e9e04c631f864763"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#acf3e65cc3703a9d2e9e04c631f864763">PSM_FRCE_ON_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:acf3e65cc3703a9d2e9e04c631f864763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa2fae4f5cb958b5f4a4d56b485756d" id="r_abfa2fae4f5cb958b5f4a4d56b485756d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abfa2fae4f5cb958b5f4a4d56b485756d">PSM_FRCE_ON_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abfa2fae4f5cb958b5f4a4d56b485756d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9286c85f459a20903f66e6beda137f" id="r_a4d9286c85f459a20903f66e6beda137f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4d9286c85f459a20903f66e6beda137f">PSM_FRCE_ON_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4d9286c85f459a20903f66e6beda137f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7c2a71dc1b823097c012473fc5db05" id="r_a9f7c2a71dc1b823097c012473fc5db05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9f7c2a71dc1b823097c012473fc5db05">PSM_WDSEL_ACCESSCTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9f7c2a71dc1b823097c012473fc5db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adccced12b6f45bc61adce9b517b642bb" id="r_adccced12b6f45bc61adce9b517b642bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adccced12b6f45bc61adce9b517b642bb">PSM_WDSEL_ACCESSCTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:adccced12b6f45bc61adce9b517b642bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11bce811896529d5ce4898cb9e17f82" id="r_ab11bce811896529d5ce4898cb9e17f82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab11bce811896529d5ce4898cb9e17f82">PSM_WDSEL_ACCESSCTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ab11bce811896529d5ce4898cb9e17f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe30ac91455102d83dfb5d670017b4b1" id="r_afe30ac91455102d83dfb5d670017b4b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afe30ac91455102d83dfb5d670017b4b1">PSM_WDSEL_ACCESSCTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:afe30ac91455102d83dfb5d670017b4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade4aaaa444f312486f548307aba0fc7" id="r_aade4aaaa444f312486f548307aba0fc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aade4aaaa444f312486f548307aba0fc7">PSM_WDSEL_ACCESSCTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aade4aaaa444f312486f548307aba0fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75864153e018b534630ce581f6fb319" id="r_aa75864153e018b534630ce581f6fb319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa75864153e018b534630ce581f6fb319">PSM_WDSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td></tr>
<tr class="separator:aa75864153e018b534630ce581f6fb319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05ad28a228acccb186b4e9255598257" id="r_ad05ad28a228acccb186b4e9255598257"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad05ad28a228acccb186b4e9255598257">PSM_WDSEL_BOOTRAM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad05ad28a228acccb186b4e9255598257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2366eb2cfeaad5f5db80eb9b1ac6ab61" id="r_a2366eb2cfeaad5f5db80eb9b1ac6ab61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2366eb2cfeaad5f5db80eb9b1ac6ab61">PSM_WDSEL_BOOTRAM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a2366eb2cfeaad5f5db80eb9b1ac6ab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919ab82cef42a9068de00414b9f7d0d9" id="r_a919ab82cef42a9068de00414b9f7d0d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a919ab82cef42a9068de00414b9f7d0d9">PSM_WDSEL_BOOTRAM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a919ab82cef42a9068de00414b9f7d0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57e41d46dfdfd5003e655fe0f3b99b1" id="r_ac57e41d46dfdfd5003e655fe0f3b99b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac57e41d46dfdfd5003e655fe0f3b99b1">PSM_WDSEL_BOOTRAM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac57e41d46dfdfd5003e655fe0f3b99b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9178c4d667283092afbade815f8d187c" id="r_a9178c4d667283092afbade815f8d187c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9178c4d667283092afbade815f8d187c">PSM_WDSEL_BOOTRAM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9178c4d667283092afbade815f8d187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa2b69c6d875026aa0de6ee0aebc7f3" id="r_a3aa2b69c6d875026aa0de6ee0aebc7f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3aa2b69c6d875026aa0de6ee0aebc7f3">PSM_WDSEL_BUSFABRIC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3aa2b69c6d875026aa0de6ee0aebc7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab324a34c8f654f7cdfb817f9687b7d0d" id="r_ab324a34c8f654f7cdfb817f9687b7d0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab324a34c8f654f7cdfb817f9687b7d0d">PSM_WDSEL_BUSFABRIC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ab324a34c8f654f7cdfb817f9687b7d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab461d2685bd5129fd588fd8704f22972" id="r_ab461d2685bd5129fd588fd8704f22972"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab461d2685bd5129fd588fd8704f22972">PSM_WDSEL_BUSFABRIC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab461d2685bd5129fd588fd8704f22972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd26cc3147c0684816d9134cb72eb41" id="r_abcd26cc3147c0684816d9134cb72eb41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abcd26cc3147c0684816d9134cb72eb41">PSM_WDSEL_BUSFABRIC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:abcd26cc3147c0684816d9134cb72eb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2deb6f50674118efd1165755fcd87f77" id="r_a2deb6f50674118efd1165755fcd87f77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2deb6f50674118efd1165755fcd87f77">PSM_WDSEL_BUSFABRIC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2deb6f50674118efd1165755fcd87f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a788026d55af0b85008763e18d4f89" id="r_a77a788026d55af0b85008763e18d4f89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a77a788026d55af0b85008763e18d4f89">PSM_WDSEL_CLOCKS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a77a788026d55af0b85008763e18d4f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7101ef002da4ee03118f2b7a623893d" id="r_aa7101ef002da4ee03118f2b7a623893d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa7101ef002da4ee03118f2b7a623893d">PSM_WDSEL_CLOCKS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:aa7101ef002da4ee03118f2b7a623893d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0ee78c70a05780fcb734b5b7616a00" id="r_a0e0ee78c70a05780fcb734b5b7616a00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0e0ee78c70a05780fcb734b5b7616a00">PSM_WDSEL_CLOCKS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0e0ee78c70a05780fcb734b5b7616a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59382b41d14b83aaaef1d8b22691a123" id="r_a59382b41d14b83aaaef1d8b22691a123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a59382b41d14b83aaaef1d8b22691a123">PSM_WDSEL_CLOCKS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a59382b41d14b83aaaef1d8b22691a123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef9b670549c276ff30a6603764256b8" id="r_abef9b670549c276ff30a6603764256b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abef9b670549c276ff30a6603764256b8">PSM_WDSEL_CLOCKS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abef9b670549c276ff30a6603764256b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91d79c5a3e8df04a3d0e09cb4f46aff" id="r_aa91d79c5a3e8df04a3d0e09cb4f46aff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa91d79c5a3e8df04a3d0e09cb4f46aff">PSM_WDSEL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa91d79c5a3e8df04a3d0e09cb4f46aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5f591d592d8446b539a57b153e3f37" id="r_a6b5f591d592d8446b539a57b153e3f37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6b5f591d592d8446b539a57b153e3f37">PSM_WDSEL_OTP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6b5f591d592d8446b539a57b153e3f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644ed604bfb2b468453b4f0a9aff9653" id="r_a644ed604bfb2b468453b4f0a9aff9653"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a644ed604bfb2b468453b4f0a9aff9653">PSM_WDSEL_OTP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a644ed604bfb2b468453b4f0a9aff9653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d6c77162199a7fdd7425152a18b49a" id="r_a48d6c77162199a7fdd7425152a18b49a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a48d6c77162199a7fdd7425152a18b49a">PSM_WDSEL_OTP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a48d6c77162199a7fdd7425152a18b49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b10f3c8e8b51eab95e4f9be862f54f" id="r_a50b10f3c8e8b51eab95e4f9be862f54f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a50b10f3c8e8b51eab95e4f9be862f54f">PSM_WDSEL_OTP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a50b10f3c8e8b51eab95e4f9be862f54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442f608f2b4d877f90ebf3e7259e22ce" id="r_a442f608f2b4d877f90ebf3e7259e22ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a442f608f2b4d877f90ebf3e7259e22ce">PSM_WDSEL_OTP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a442f608f2b4d877f90ebf3e7259e22ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b84908f56e03510a6a40f726525c612" id="r_a0b84908f56e03510a6a40f726525c612"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0b84908f56e03510a6a40f726525c612">PSM_WDSEL_PROC0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0b84908f56e03510a6a40f726525c612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff58fe84cee8012a14b478ee93af0887" id="r_aff58fe84cee8012a14b478ee93af0887"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff58fe84cee8012a14b478ee93af0887">PSM_WDSEL_PROC0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:aff58fe84cee8012a14b478ee93af0887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487273a290ac73a9c107348a19dcb476" id="r_a487273a290ac73a9c107348a19dcb476"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a487273a290ac73a9c107348a19dcb476">PSM_WDSEL_PROC0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a487273a290ac73a9c107348a19dcb476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c19ab61a17eb0b30afec62864e2d38" id="r_a12c19ab61a17eb0b30afec62864e2d38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a12c19ab61a17eb0b30afec62864e2d38">PSM_WDSEL_PROC0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a12c19ab61a17eb0b30afec62864e2d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bacf489cd8286961b23a2018c606a97" id="r_a3bacf489cd8286961b23a2018c606a97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a3bacf489cd8286961b23a2018c606a97">PSM_WDSEL_PROC0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3bacf489cd8286961b23a2018c606a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cc4a5378db03f2b2c9f355dcc34054" id="r_af1cc4a5378db03f2b2c9f355dcc34054"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af1cc4a5378db03f2b2c9f355dcc34054">PSM_WDSEL_PROC1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af1cc4a5378db03f2b2c9f355dcc34054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05dbdf01fee22dc20f318aac50f2e9c" id="r_ab05dbdf01fee22dc20f318aac50f2e9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab05dbdf01fee22dc20f318aac50f2e9c">PSM_WDSEL_PROC1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ab05dbdf01fee22dc20f318aac50f2e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f90c791d696ab075292a6f7dfa3b77" id="r_a36f90c791d696ab075292a6f7dfa3b77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a36f90c791d696ab075292a6f7dfa3b77">PSM_WDSEL_PROC1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a36f90c791d696ab075292a6f7dfa3b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4577a30557eb4c770767592763a48cc9" id="r_a4577a30557eb4c770767592763a48cc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4577a30557eb4c770767592763a48cc9">PSM_WDSEL_PROC1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a4577a30557eb4c770767592763a48cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9085622747afdd4473483670240f263c" id="r_a9085622747afdd4473483670240f263c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9085622747afdd4473483670240f263c">PSM_WDSEL_PROC1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9085622747afdd4473483670240f263c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2e9c88cb391b4cf06c5d9759204762" id="r_abf2e9c88cb391b4cf06c5d9759204762"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#abf2e9c88cb391b4cf06c5d9759204762">PSM_WDSEL_PROC_COLD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf2e9c88cb391b4cf06c5d9759204762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ab4311169a74a30b9c9a7ef9603a71" id="r_ad1ab4311169a74a30b9c9a7ef9603a71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1ab4311169a74a30b9c9a7ef9603a71">PSM_WDSEL_PROC_COLD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad1ab4311169a74a30b9c9a7ef9603a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c4980ed3ef823c419608cb8252feb2" id="r_a55c4980ed3ef823c419608cb8252feb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a55c4980ed3ef823c419608cb8252feb2">PSM_WDSEL_PROC_COLD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a55c4980ed3ef823c419608cb8252feb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa740ccda33c7713aa6ea4e7b838441ee" id="r_aa740ccda33c7713aa6ea4e7b838441ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa740ccda33c7713aa6ea4e7b838441ee">PSM_WDSEL_PROC_COLD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa740ccda33c7713aa6ea4e7b838441ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f89c23db3e8c7a80eaa2cb9e76c7990" id="r_a5f89c23db3e8c7a80eaa2cb9e76c7990"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5f89c23db3e8c7a80eaa2cb9e76c7990">PSM_WDSEL_PROC_COLD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5f89c23db3e8c7a80eaa2cb9e76c7990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6e53a95a41d46895650bdc5dbe3a23" id="r_a6b6e53a95a41d46895650bdc5dbe3a23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6b6e53a95a41d46895650bdc5dbe3a23">PSM_WDSEL_PSM_READY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6b6e53a95a41d46895650bdc5dbe3a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec83fd32037c255ad7053ad32bd52bb9" id="r_aec83fd32037c255ad7053ad32bd52bb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aec83fd32037c255ad7053ad32bd52bb9">PSM_WDSEL_PSM_READY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aec83fd32037c255ad7053ad32bd52bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c78c27d2ee73830118a3fb5872a946" id="r_a62c78c27d2ee73830118a3fb5872a946"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a62c78c27d2ee73830118a3fb5872a946">PSM_WDSEL_PSM_READY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a62c78c27d2ee73830118a3fb5872a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0e300ff278acab5f341270d6d3af8d" id="r_a0b0e300ff278acab5f341270d6d3af8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0b0e300ff278acab5f341270d6d3af8d">PSM_WDSEL_PSM_READY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a0b0e300ff278acab5f341270d6d3af8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff111c7a66ce667d180ae361df15d680" id="r_aff111c7a66ce667d180ae361df15d680"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff111c7a66ce667d180ae361df15d680">PSM_WDSEL_PSM_READY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff111c7a66ce667d180ae361df15d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad212a288cb0ff349f31e286495e99570" id="r_ad212a288cb0ff349f31e286495e99570"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad212a288cb0ff349f31e286495e99570">PSM_WDSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad212a288cb0ff349f31e286495e99570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537e704a3972ec3b4eeb98bc11783687" id="r_a537e704a3972ec3b4eeb98bc11783687"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a537e704a3972ec3b4eeb98bc11783687">PSM_WDSEL_RESETS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a537e704a3972ec3b4eeb98bc11783687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1676cd5b083ba5c2c49c492d3c024f3" id="r_ad1676cd5b083ba5c2c49c492d3c024f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1676cd5b083ba5c2c49c492d3c024f3">PSM_WDSEL_RESETS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ad1676cd5b083ba5c2c49c492d3c024f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871757a54f8e8006c352c17060e42845" id="r_a871757a54f8e8006c352c17060e42845"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a871757a54f8e8006c352c17060e42845">PSM_WDSEL_RESETS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a871757a54f8e8006c352c17060e42845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2858677bf08b764c10b462836225b0e7" id="r_a2858677bf08b764c10b462836225b0e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2858677bf08b764c10b462836225b0e7">PSM_WDSEL_RESETS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2858677bf08b764c10b462836225b0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e452335154b6a14770f3f740fb5dce" id="r_ad1e452335154b6a14770f3f740fb5dce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad1e452335154b6a14770f3f740fb5dce">PSM_WDSEL_RESETS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad1e452335154b6a14770f3f740fb5dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cadc6a9928ec5ba1a3498597e34fcdd" id="r_a9cadc6a9928ec5ba1a3498597e34fcdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9cadc6a9928ec5ba1a3498597e34fcdd">PSM_WDSEL_ROM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9cadc6a9928ec5ba1a3498597e34fcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f9513c5ac64fee5c1944ac99395503" id="r_af4f9513c5ac64fee5c1944ac99395503"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af4f9513c5ac64fee5c1944ac99395503">PSM_WDSEL_ROM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:af4f9513c5ac64fee5c1944ac99395503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906f70371567d07565d1b2d7e05153ad" id="r_a906f70371567d07565d1b2d7e05153ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a906f70371567d07565d1b2d7e05153ad">PSM_WDSEL_ROM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a906f70371567d07565d1b2d7e05153ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fc6f11d799c95fe6f0b8f217984368" id="r_a25fc6f11d799c95fe6f0b8f217984368"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a25fc6f11d799c95fe6f0b8f217984368">PSM_WDSEL_ROM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a25fc6f11d799c95fe6f0b8f217984368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871d049edc5e3655a37556fdf5bb31ce" id="r_a871d049edc5e3655a37556fdf5bb31ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a871d049edc5e3655a37556fdf5bb31ce">PSM_WDSEL_ROM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a871d049edc5e3655a37556fdf5bb31ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d78eda20ff89f331cba13e516b6028a" id="r_a5d78eda20ff89f331cba13e516b6028a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5d78eda20ff89f331cba13e516b6028a">PSM_WDSEL_ROSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5d78eda20ff89f331cba13e516b6028a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afddc386409ea3fa258975579752e438a" id="r_afddc386409ea3fa258975579752e438a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#afddc386409ea3fa258975579752e438a">PSM_WDSEL_ROSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:afddc386409ea3fa258975579752e438a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082d118dcc560cefa38509b99bc000d0" id="r_a082d118dcc560cefa38509b99bc000d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a082d118dcc560cefa38509b99bc000d0">PSM_WDSEL_ROSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a082d118dcc560cefa38509b99bc000d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b5690579062850188c3c92272cc475" id="r_ac8b5690579062850188c3c92272cc475"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac8b5690579062850188c3c92272cc475">PSM_WDSEL_ROSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac8b5690579062850188c3c92272cc475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74baadf5e5022c48eab8de11f6d1af33" id="r_a74baadf5e5022c48eab8de11f6d1af33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a74baadf5e5022c48eab8de11f6d1af33">PSM_WDSEL_ROSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a74baadf5e5022c48eab8de11f6d1af33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b7df40d535301511c6912265cea267" id="r_a86b7df40d535301511c6912265cea267"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a86b7df40d535301511c6912265cea267">PSM_WDSEL_SIO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a86b7df40d535301511c6912265cea267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c242f796734c88de32e5e4534e9290" id="r_a51c242f796734c88de32e5e4534e9290"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51c242f796734c88de32e5e4534e9290">PSM_WDSEL_SIO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a51c242f796734c88de32e5e4534e9290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c73c8e36a59b2028492c9573cd4a7d" id="r_a63c73c8e36a59b2028492c9573cd4a7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a63c73c8e36a59b2028492c9573cd4a7d">PSM_WDSEL_SIO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a63c73c8e36a59b2028492c9573cd4a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5155d0d205b82b5d08b3a4801d0315" id="r_a6e5155d0d205b82b5d08b3a4801d0315"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6e5155d0d205b82b5d08b3a4801d0315">PSM_WDSEL_SIO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a6e5155d0d205b82b5d08b3a4801d0315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b29e7542619f96a5ca894864f8cee0" id="r_ac5b29e7542619f96a5ca894864f8cee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac5b29e7542619f96a5ca894864f8cee0">PSM_WDSEL_SIO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac5b29e7542619f96a5ca894864f8cee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a991236179dcb262542b6e4f8d2957" id="r_ac2a991236179dcb262542b6e4f8d2957"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac2a991236179dcb262542b6e4f8d2957">PSM_WDSEL_SRAM0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac2a991236179dcb262542b6e4f8d2957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e78f718e14eb9d23047a253f8f6b40" id="r_a34e78f718e14eb9d23047a253f8f6b40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a34e78f718e14eb9d23047a253f8f6b40">PSM_WDSEL_SRAM0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a34e78f718e14eb9d23047a253f8f6b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f183e4d48253ff85b40e5451da97c75" id="r_a5f183e4d48253ff85b40e5451da97c75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5f183e4d48253ff85b40e5451da97c75">PSM_WDSEL_SRAM0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a5f183e4d48253ff85b40e5451da97c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559e5d70a4859938f93a83f7e385f9c9" id="r_a559e5d70a4859938f93a83f7e385f9c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a559e5d70a4859938f93a83f7e385f9c9">PSM_WDSEL_SRAM0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a559e5d70a4859938f93a83f7e385f9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5855c49fe18b3f4ced1113ed49f8a78c" id="r_a5855c49fe18b3f4ced1113ed49f8a78c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5855c49fe18b3f4ced1113ed49f8a78c">PSM_WDSEL_SRAM0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5855c49fe18b3f4ced1113ed49f8a78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a70eedebe445d024c8b8761c1b6610" id="r_a80a70eedebe445d024c8b8761c1b6610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a80a70eedebe445d024c8b8761c1b6610">PSM_WDSEL_SRAM1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80a70eedebe445d024c8b8761c1b6610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946d98c58f65daf05102fe4acf0f4c91" id="r_a946d98c58f65daf05102fe4acf0f4c91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a946d98c58f65daf05102fe4acf0f4c91">PSM_WDSEL_SRAM1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a946d98c58f65daf05102fe4acf0f4c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3ce1243bc2284921c261c3c1bd7eba" id="r_adb3ce1243bc2284921c261c3c1bd7eba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adb3ce1243bc2284921c261c3c1bd7eba">PSM_WDSEL_SRAM1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:adb3ce1243bc2284921c261c3c1bd7eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab248a452e07bc37e3843455b1ace75d5" id="r_ab248a452e07bc37e3843455b1ace75d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab248a452e07bc37e3843455b1ace75d5">PSM_WDSEL_SRAM1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab248a452e07bc37e3843455b1ace75d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc63383eac6a5f0d13758cd5a9824eea" id="r_adc63383eac6a5f0d13758cd5a9824eea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#adc63383eac6a5f0d13758cd5a9824eea">PSM_WDSEL_SRAM1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adc63383eac6a5f0d13758cd5a9824eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0302536ba2ca74950590168e9d34af38" id="r_a0302536ba2ca74950590168e9d34af38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0302536ba2ca74950590168e9d34af38">PSM_WDSEL_SRAM2_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0302536ba2ca74950590168e9d34af38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806c5b670b715737fe6559e7d45da994" id="r_a806c5b670b715737fe6559e7d45da994"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a806c5b670b715737fe6559e7d45da994">PSM_WDSEL_SRAM2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a806c5b670b715737fe6559e7d45da994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7dd413197bad0ac27c2810e55fb558" id="r_aaf7dd413197bad0ac27c2810e55fb558"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aaf7dd413197bad0ac27c2810e55fb558">PSM_WDSEL_SRAM2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:aaf7dd413197bad0ac27c2810e55fb558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27dbaa562499fd812b69b7898903cf40" id="r_a27dbaa562499fd812b69b7898903cf40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a27dbaa562499fd812b69b7898903cf40">PSM_WDSEL_SRAM2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a27dbaa562499fd812b69b7898903cf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c95cbd4765d8db55df0e8444a3c5f5" id="r_ad3c95cbd4765d8db55df0e8444a3c5f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad3c95cbd4765d8db55df0e8444a3c5f5">PSM_WDSEL_SRAM2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad3c95cbd4765d8db55df0e8444a3c5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e04ded55c964d92434a69c0340d8d4" id="r_ab8e04ded55c964d92434a69c0340d8d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab8e04ded55c964d92434a69c0340d8d4">PSM_WDSEL_SRAM3_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab8e04ded55c964d92434a69c0340d8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6674bc96845527a3fa7de77e5c0b87e" id="r_ad6674bc96845527a3fa7de77e5c0b87e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad6674bc96845527a3fa7de77e5c0b87e">PSM_WDSEL_SRAM3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ad6674bc96845527a3fa7de77e5c0b87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cabb75a8e6f815cd80857db22bb8ad" id="r_a06cabb75a8e6f815cd80857db22bb8ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a06cabb75a8e6f815cd80857db22bb8ad">PSM_WDSEL_SRAM3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a06cabb75a8e6f815cd80857db22bb8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad338433770acee47aa05ef8f7fc31943" id="r_ad338433770acee47aa05ef8f7fc31943"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad338433770acee47aa05ef8f7fc31943">PSM_WDSEL_SRAM3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ad338433770acee47aa05ef8f7fc31943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84303d1431d5f75037c13b3455168613" id="r_a84303d1431d5f75037c13b3455168613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a84303d1431d5f75037c13b3455168613">PSM_WDSEL_SRAM3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a84303d1431d5f75037c13b3455168613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236ace591a82c9b9c00a02755243173f" id="r_a236ace591a82c9b9c00a02755243173f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a236ace591a82c9b9c00a02755243173f">PSM_WDSEL_SRAM4_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a236ace591a82c9b9c00a02755243173f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed30ebb9309bf7e95c1e3c68955c1566" id="r_aed30ebb9309bf7e95c1e3c68955c1566"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aed30ebb9309bf7e95c1e3c68955c1566">PSM_WDSEL_SRAM4_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:aed30ebb9309bf7e95c1e3c68955c1566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae603581f7baf7b499e9faca7d722929e" id="r_ae603581f7baf7b499e9faca7d722929e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ae603581f7baf7b499e9faca7d722929e">PSM_WDSEL_SRAM4_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ae603581f7baf7b499e9faca7d722929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67833b3dea937a6baed3ed361d2a691c" id="r_a67833b3dea937a6baed3ed361d2a691c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a67833b3dea937a6baed3ed361d2a691c">PSM_WDSEL_SRAM4_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a67833b3dea937a6baed3ed361d2a691c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d28b4390d79b5a3e6c8f6cbcb8fb4a" id="r_a53d28b4390d79b5a3e6c8f6cbcb8fb4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a53d28b4390d79b5a3e6c8f6cbcb8fb4a">PSM_WDSEL_SRAM4_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a53d28b4390d79b5a3e6c8f6cbcb8fb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad955782d46ec9d3314f78b1d24c1ce5a" id="r_ad955782d46ec9d3314f78b1d24c1ce5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad955782d46ec9d3314f78b1d24c1ce5a">PSM_WDSEL_SRAM5_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad955782d46ec9d3314f78b1d24c1ce5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17216ae604ff088e4b54424f2668da59" id="r_a17216ae604ff088e4b54424f2668da59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a17216ae604ff088e4b54424f2668da59">PSM_WDSEL_SRAM5_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a17216ae604ff088e4b54424f2668da59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473c1c5f9d3e3d14c2c9d61decfd2eae" id="r_a473c1c5f9d3e3d14c2c9d61decfd2eae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a473c1c5f9d3e3d14c2c9d61decfd2eae">PSM_WDSEL_SRAM5_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a473c1c5f9d3e3d14c2c9d61decfd2eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532d53e3e4678f1777be9616947018ec" id="r_a532d53e3e4678f1777be9616947018ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a532d53e3e4678f1777be9616947018ec">PSM_WDSEL_SRAM5_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a532d53e3e4678f1777be9616947018ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68fe2b6da018176e1eaef09d4906548" id="r_ad68fe2b6da018176e1eaef09d4906548"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ad68fe2b6da018176e1eaef09d4906548">PSM_WDSEL_SRAM5_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad68fe2b6da018176e1eaef09d4906548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac477d605b942b5fee68ee352cdd2c895" id="r_ac477d605b942b5fee68ee352cdd2c895"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac477d605b942b5fee68ee352cdd2c895">PSM_WDSEL_SRAM6_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac477d605b942b5fee68ee352cdd2c895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99519d58d6c2fead19e4bc53c92498a0" id="r_a99519d58d6c2fead19e4bc53c92498a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a99519d58d6c2fead19e4bc53c92498a0">PSM_WDSEL_SRAM6_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a99519d58d6c2fead19e4bc53c92498a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301089004a3ab2f43b2782ebaa70969b" id="r_a301089004a3ab2f43b2782ebaa70969b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a301089004a3ab2f43b2782ebaa70969b">PSM_WDSEL_SRAM6_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a301089004a3ab2f43b2782ebaa70969b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6967798c9395a0a40f2f3243a0860bbb" id="r_a6967798c9395a0a40f2f3243a0860bbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6967798c9395a0a40f2f3243a0860bbb">PSM_WDSEL_SRAM6_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6967798c9395a0a40f2f3243a0860bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b48922403d9af01be47615997efb25" id="r_a51b48922403d9af01be47615997efb25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a51b48922403d9af01be47615997efb25">PSM_WDSEL_SRAM6_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a51b48922403d9af01be47615997efb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3f10e5835f83e67b2678be160dbf67" id="r_aff3f10e5835f83e67b2678be160dbf67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aff3f10e5835f83e67b2678be160dbf67">PSM_WDSEL_SRAM7_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aff3f10e5835f83e67b2678be160dbf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af418fee159ea92fd2cc4fce3e5e4509c" id="r_af418fee159ea92fd2cc4fce3e5e4509c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#af418fee159ea92fd2cc4fce3e5e4509c">PSM_WDSEL_SRAM7_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:af418fee159ea92fd2cc4fce3e5e4509c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269751cf5ed399c4cbcee17a745095da" id="r_a269751cf5ed399c4cbcee17a745095da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a269751cf5ed399c4cbcee17a745095da">PSM_WDSEL_SRAM7_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a269751cf5ed399c4cbcee17a745095da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b3aec5210ac2e195434f48810cf77a" id="r_ab1b3aec5210ac2e195434f48810cf77a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ab1b3aec5210ac2e195434f48810cf77a">PSM_WDSEL_SRAM7_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ab1b3aec5210ac2e195434f48810cf77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0025b947cf7862ade7922a99a286acbd" id="r_a0025b947cf7862ade7922a99a286acbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a0025b947cf7862ade7922a99a286acbd">PSM_WDSEL_SRAM7_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0025b947cf7862ade7922a99a286acbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ac3367c76435326c70f77531175083" id="r_a12ac3367c76435326c70f77531175083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a12ac3367c76435326c70f77531175083">PSM_WDSEL_SRAM8_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a12ac3367c76435326c70f77531175083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac528ad138d8b795b9dad4ccad9183f6" id="r_aac528ad138d8b795b9dad4ccad9183f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aac528ad138d8b795b9dad4ccad9183f6">PSM_WDSEL_SRAM8_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:aac528ad138d8b795b9dad4ccad9183f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a2af9f735ab7e8ed97d6e02159a7ee" id="r_a91a2af9f735ab7e8ed97d6e02159a7ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a91a2af9f735ab7e8ed97d6e02159a7ee">PSM_WDSEL_SRAM8_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a91a2af9f735ab7e8ed97d6e02159a7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed908e80d43a5e99bf4739b8590a8237" id="r_aed908e80d43a5e99bf4739b8590a8237"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aed908e80d43a5e99bf4739b8590a8237">PSM_WDSEL_SRAM8_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:aed908e80d43a5e99bf4739b8590a8237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e7dd1ae0de1af87d4a20240a9fbd4d" id="r_aa2e7dd1ae0de1af87d4a20240a9fbd4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aa2e7dd1ae0de1af87d4a20240a9fbd4d">PSM_WDSEL_SRAM8_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa2e7dd1ae0de1af87d4a20240a9fbd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395744ea70f24dee8d27ec34e3aaba00" id="r_a395744ea70f24dee8d27ec34e3aaba00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a395744ea70f24dee8d27ec34e3aaba00">PSM_WDSEL_SRAM9_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a395744ea70f24dee8d27ec34e3aaba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4917731934a064e9b2393a9315169ee5" id="r_a4917731934a064e9b2393a9315169ee5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4917731934a064e9b2393a9315169ee5">PSM_WDSEL_SRAM9_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a4917731934a064e9b2393a9315169ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476e3e424bd7836bb36c75e9b514358c" id="r_a476e3e424bd7836bb36c75e9b514358c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a476e3e424bd7836bb36c75e9b514358c">PSM_WDSEL_SRAM9_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a476e3e424bd7836bb36c75e9b514358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cce97ab0b6b3a06eedacd19cc702a3c" id="r_a4cce97ab0b6b3a06eedacd19cc702a3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a4cce97ab0b6b3a06eedacd19cc702a3c">PSM_WDSEL_SRAM9_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a4cce97ab0b6b3a06eedacd19cc702a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f420649f5145877528eec09633049cc" id="r_a6f420649f5145877528eec09633049cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a6f420649f5145877528eec09633049cc">PSM_WDSEL_SRAM9_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6f420649f5145877528eec09633049cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628cbdee117b5d3f4b208b526d5ba595" id="r_a628cbdee117b5d3f4b208b526d5ba595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a628cbdee117b5d3f4b208b526d5ba595">PSM_WDSEL_XIP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a628cbdee117b5d3f4b208b526d5ba595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee839334578d3cc25a70ac66ea013cc7" id="r_aee839334578d3cc25a70ac66ea013cc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#aee839334578d3cc25a70ac66ea013cc7">PSM_WDSEL_XIP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:aee839334578d3cc25a70ac66ea013cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29023aff19571eded53d0cbe1c22b3c9" id="r_a29023aff19571eded53d0cbe1c22b3c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a29023aff19571eded53d0cbe1c22b3c9">PSM_WDSEL_XIP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a29023aff19571eded53d0cbe1c22b3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac155be52aac7c9bee5d69d87cfa45581" id="r_ac155be52aac7c9bee5d69d87cfa45581"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#ac155be52aac7c9bee5d69d87cfa45581">PSM_WDSEL_XIP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ac155be52aac7c9bee5d69d87cfa45581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fba6066faf0f647620d2b3d2d0b527a" id="r_a9fba6066faf0f647620d2b3d2d0b527a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9fba6066faf0f647620d2b3d2d0b527a">PSM_WDSEL_XIP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9fba6066faf0f647620d2b3d2d0b527a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37edeb2e0cbbfc413db13f0e25352a64" id="r_a37edeb2e0cbbfc413db13f0e25352a64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a37edeb2e0cbbfc413db13f0e25352a64">PSM_WDSEL_XOSC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37edeb2e0cbbfc413db13f0e25352a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2086f1f50fc58de328063eccaf1f6886" id="r_a2086f1f50fc58de328063eccaf1f6886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a2086f1f50fc58de328063eccaf1f6886">PSM_WDSEL_XOSC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a2086f1f50fc58de328063eccaf1f6886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbab51cda370858221cd680293404e4" id="r_a9dbab51cda370858221cd680293404e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a9dbab51cda370858221cd680293404e4">PSM_WDSEL_XOSC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9dbab51cda370858221cd680293404e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fba882fceb403ba4d2c298e5ae06d43" id="r_a5fba882fceb403ba4d2c298e5ae06d43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a5fba882fceb403ba4d2c298e5ae06d43">PSM_WDSEL_XOSC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a5fba882fceb403ba4d2c298e5ae06d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cefa0f72cb318747624e038b8bc9ef" id="r_a07cefa0f72cb318747624e038b8bc9ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html#a07cefa0f72cb318747624e038b8bc9ef">PSM_WDSEL_XOSC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a07cefa0f72cb318747624e038b8bc9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a37e4cfe1f40f616315fdebe94fc1a5e4" name="a37e4cfe1f40f616315fdebe94fc1a5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e4cfe1f40f616315fdebe94fc1a5e4">&#9670;&#160;</a></span>PSM_DONE_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9032c0edbb8ea4309b58d3a5ec07d13a" name="a9032c0edbb8ea4309b58d3a5ec07d13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9032c0edbb8ea4309b58d3a5ec07d13a">&#9670;&#160;</a></span>PSM_DONE_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50dbf72532306a1bb03670da518a5ef1" name="a50dbf72532306a1bb03670da518a5ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50dbf72532306a1bb03670da518a5ef1">&#9670;&#160;</a></span>PSM_DONE_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50ad85ee831bcb5ed0d551bea2158830" name="a50ad85ee831bcb5ed0d551bea2158830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ad85ee831bcb5ed0d551bea2158830">&#9670;&#160;</a></span>PSM_DONE_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2582156b261a184cb095f5ace0c8dc2c" name="a2582156b261a184cb095f5ace0c8dc2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2582156b261a184cb095f5ace0c8dc2c">&#9670;&#160;</a></span>PSM_DONE_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37eef75eb4e03b280676eae923522907" name="a37eef75eb4e03b280676eae923522907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37eef75eb4e03b280676eae923522907">&#9670;&#160;</a></span>PSM_DONE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8646257dc5e71d8f5af6c3cc70e3696a" name="a8646257dc5e71d8f5af6c3cc70e3696a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8646257dc5e71d8f5af6c3cc70e3696a">&#9670;&#160;</a></span>PSM_DONE_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a028b864583d5c00be269bcfbfcc63e5e" name="a028b864583d5c00be269bcfbfcc63e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a028b864583d5c00be269bcfbfcc63e5e">&#9670;&#160;</a></span>PSM_DONE_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab9a9f43da04b7c8ef5f7a4f9e3d998e" name="aab9a9f43da04b7c8ef5f7a4f9e3d998e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9a9f43da04b7c8ef5f7a4f9e3d998e">&#9670;&#160;</a></span>PSM_DONE_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accb71acd28980942d47425fc55e4940c" name="accb71acd28980942d47425fc55e4940c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb71acd28980942d47425fc55e4940c">&#9670;&#160;</a></span>PSM_DONE_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26873f9e7c41d5aa516f06e9b4b61392" name="a26873f9e7c41d5aa516f06e9b4b61392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26873f9e7c41d5aa516f06e9b4b61392">&#9670;&#160;</a></span>PSM_DONE_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff46eb23535df07d5e2e67a101d883b1" name="aff46eb23535df07d5e2e67a101d883b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff46eb23535df07d5e2e67a101d883b1">&#9670;&#160;</a></span>PSM_DONE_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91c644f3b3931f5b7026ff18bdfcbd52" name="a91c644f3b3931f5b7026ff18bdfcbd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c644f3b3931f5b7026ff18bdfcbd52">&#9670;&#160;</a></span>PSM_DONE_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a500ae1bcce48da56c8651f5de7c027c7" name="a500ae1bcce48da56c8651f5de7c027c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500ae1bcce48da56c8651f5de7c027c7">&#9670;&#160;</a></span>PSM_DONE_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c88541c33b95451c5047a21a31ed00" name="ac1c88541c33b95451c5047a21a31ed00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c88541c33b95451c5047a21a31ed00">&#9670;&#160;</a></span>PSM_DONE_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee7ab605c3821040354175e1ed186008" name="aee7ab605c3821040354175e1ed186008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7ab605c3821040354175e1ed186008">&#9670;&#160;</a></span>PSM_DONE_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d9475be244b534b2290b3a1a0210e6c" name="a0d9475be244b534b2290b3a1a0210e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9475be244b534b2290b3a1a0210e6c">&#9670;&#160;</a></span>PSM_DONE_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05ac0ce2ca9bdf5259513999343465a2" name="a05ac0ce2ca9bdf5259513999343465a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ac0ce2ca9bdf5259513999343465a2">&#9670;&#160;</a></span>PSM_DONE_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e1e39c403825822a9fa7df20623dc6d" name="a9e1e39c403825822a9fa7df20623dc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1e39c403825822a9fa7df20623dc6d">&#9670;&#160;</a></span>PSM_DONE_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cb1a4483ac0434862a3e3a9a9202fce" name="a0cb1a4483ac0434862a3e3a9a9202fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb1a4483ac0434862a3e3a9a9202fce">&#9670;&#160;</a></span>PSM_DONE_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17dec32262fec90984775e17cc39078f" name="a17dec32262fec90984775e17cc39078f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dec32262fec90984775e17cc39078f">&#9670;&#160;</a></span>PSM_DONE_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a928a8e1c83edbcddbc0b1d36cdd7c22a" name="a928a8e1c83edbcddbc0b1d36cdd7c22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928a8e1c83edbcddbc0b1d36cdd7c22a">&#9670;&#160;</a></span>PSM_DONE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0197f8473a90d04de9afdf018151e045" name="a0197f8473a90d04de9afdf018151e045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0197f8473a90d04de9afdf018151e045">&#9670;&#160;</a></span>PSM_DONE_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_OTP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a67e0b132e3a0de93bc3117b0303f63" name="a2a67e0b132e3a0de93bc3117b0303f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a67e0b132e3a0de93bc3117b0303f63">&#9670;&#160;</a></span>PSM_DONE_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4e890f5efd4d981df40b0589b467fa7" name="ae4e890f5efd4d981df40b0589b467fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e890f5efd4d981df40b0589b467fa7">&#9670;&#160;</a></span>PSM_DONE_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b37189ecc360f824e1ec304d8c7597d" name="a4b37189ecc360f824e1ec304d8c7597d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b37189ecc360f824e1ec304d8c7597d">&#9670;&#160;</a></span>PSM_DONE_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e5936675c85252de8dcf78c8bb24bbf" name="a2e5936675c85252de8dcf78c8bb24bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5936675c85252de8dcf78c8bb24bbf">&#9670;&#160;</a></span>PSM_DONE_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab53556e304b2280bf20a7c48513d248f" name="ab53556e304b2280bf20a7c48513d248f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53556e304b2280bf20a7c48513d248f">&#9670;&#160;</a></span>PSM_DONE_PROC0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d16fb241858e760519016ca0bec656b" name="a1d16fb241858e760519016ca0bec656b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d16fb241858e760519016ca0bec656b">&#9670;&#160;</a></span>PSM_DONE_PROC0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade35be560840afde4aca9d0ad90dab5c" name="ade35be560840afde4aca9d0ad90dab5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade35be560840afde4aca9d0ad90dab5c">&#9670;&#160;</a></span>PSM_DONE_PROC0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9d27daaec18b8288be68759ddb4e405" name="ae9d27daaec18b8288be68759ddb4e405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d27daaec18b8288be68759ddb4e405">&#9670;&#160;</a></span>PSM_DONE_PROC0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995cd867103ee12322786ab641313488" name="a995cd867103ee12322786ab641313488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995cd867103ee12322786ab641313488">&#9670;&#160;</a></span>PSM_DONE_PROC0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a6e761cb7940615e9c2aac29aa27394" name="a3a6e761cb7940615e9c2aac29aa27394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6e761cb7940615e9c2aac29aa27394">&#9670;&#160;</a></span>PSM_DONE_PROC1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb703e05ebc03d36581b19935e24fb93" name="aeb703e05ebc03d36581b19935e24fb93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb703e05ebc03d36581b19935e24fb93">&#9670;&#160;</a></span>PSM_DONE_PROC1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51d9b2a3e423ba5bb2449dfc48a63b0d" name="a51d9b2a3e423ba5bb2449dfc48a63b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d9b2a3e423ba5bb2449dfc48a63b0d">&#9670;&#160;</a></span>PSM_DONE_PROC1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae52721f7ea8396736a0a21259c71b9fc" name="ae52721f7ea8396736a0a21259c71b9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae52721f7ea8396736a0a21259c71b9fc">&#9670;&#160;</a></span>PSM_DONE_PROC1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e0d08a9279f89cdd025cbe98064c25d" name="a5e0d08a9279f89cdd025cbe98064c25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0d08a9279f89cdd025cbe98064c25d">&#9670;&#160;</a></span>PSM_DONE_PROC1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fdd57cba018f0dd981d71dc282df47c" name="a1fdd57cba018f0dd981d71dc282df47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fdd57cba018f0dd981d71dc282df47c">&#9670;&#160;</a></span>PSM_DONE_PROC_COLD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC_COLD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3376bf1230cc144dc82701ab16c5897" name="ac3376bf1230cc144dc82701ab16c5897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3376bf1230cc144dc82701ab16c5897">&#9670;&#160;</a></span>PSM_DONE_PROC_COLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC_COLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafd7e99274d9d989a7183800694ff82e" name="aafd7e99274d9d989a7183800694ff82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafd7e99274d9d989a7183800694ff82e">&#9670;&#160;</a></span>PSM_DONE_PROC_COLD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC_COLD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a686b1d3b2fb6ce3b12e441add5b24236" name="a686b1d3b2fb6ce3b12e441add5b24236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686b1d3b2fb6ce3b12e441add5b24236">&#9670;&#160;</a></span>PSM_DONE_PROC_COLD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC_COLD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a933c5e82aaa6aadcebdf49af69a96e39" name="a933c5e82aaa6aadcebdf49af69a96e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933c5e82aaa6aadcebdf49af69a96e39">&#9670;&#160;</a></span>PSM_DONE_PROC_COLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PROC_COLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a318cc640f750b19b166fd58736e76510" name="a318cc640f750b19b166fd58736e76510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318cc640f750b19b166fd58736e76510">&#9670;&#160;</a></span>PSM_DONE_PSM_READY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PSM_READY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa189306fdb7637fad7e6b9858de370cb" name="aa189306fdb7637fad7e6b9858de370cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa189306fdb7637fad7e6b9858de370cb">&#9670;&#160;</a></span>PSM_DONE_PSM_READY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PSM_READY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2d6f9538d43914e39bb05aa4a595c9b" name="ab2d6f9538d43914e39bb05aa4a595c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d6f9538d43914e39bb05aa4a595c9b">&#9670;&#160;</a></span>PSM_DONE_PSM_READY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PSM_READY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab85e44db493e4561411e6c6a0c940923" name="ab85e44db493e4561411e6c6a0c940923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85e44db493e4561411e6c6a0c940923">&#9670;&#160;</a></span>PSM_DONE_PSM_READY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PSM_READY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdbb45c33a61ff773c7a62042abbf476" name="abdbb45c33a61ff773c7a62042abbf476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbb45c33a61ff773c7a62042abbf476">&#9670;&#160;</a></span>PSM_DONE_PSM_READY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_PSM_READY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233f3719dafc9b639316423bae82aa60" name="a233f3719dafc9b639316423bae82aa60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233f3719dafc9b639316423bae82aa60">&#9670;&#160;</a></span>PSM_DONE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05b762acf656125ab869a3c4289a432f" name="a05b762acf656125ab869a3c4289a432f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b762acf656125ab869a3c4289a432f">&#9670;&#160;</a></span>PSM_DONE_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_RESETS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18dab9be80d09e7c42df20c6245c3ac2" name="a18dab9be80d09e7c42df20c6245c3ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18dab9be80d09e7c42df20c6245c3ac2">&#9670;&#160;</a></span>PSM_DONE_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753a12ccf775038b09bbafd5796de1c2" name="a753a12ccf775038b09bbafd5796de1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753a12ccf775038b09bbafd5796de1c2">&#9670;&#160;</a></span>PSM_DONE_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e817806397f5dc4023594bfc763fa5" name="af2e817806397f5dc4023594bfc763fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e817806397f5dc4023594bfc763fa5">&#9670;&#160;</a></span>PSM_DONE_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecff3fa29b236456f25c4467651e6aa8" name="aecff3fa29b236456f25c4467651e6aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecff3fa29b236456f25c4467651e6aa8">&#9670;&#160;</a></span>PSM_DONE_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3282c6ba3028d3be92abe31c75039b00" name="a3282c6ba3028d3be92abe31c75039b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3282c6ba3028d3be92abe31c75039b00">&#9670;&#160;</a></span>PSM_DONE_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcd937741444f377ef19c721e340ea2e" name="abcd937741444f377ef19c721e340ea2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd937741444f377ef19c721e340ea2e">&#9670;&#160;</a></span>PSM_DONE_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa05f02802372245660ff421529e240b2" name="aa05f02802372245660ff421529e240b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05f02802372245660ff421529e240b2">&#9670;&#160;</a></span>PSM_DONE_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11921d35197a472ae687eef78a31e763" name="a11921d35197a472ae687eef78a31e763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11921d35197a472ae687eef78a31e763">&#9670;&#160;</a></span>PSM_DONE_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4efdeb9861df7ba7fcc4b73d78662eaa" name="a4efdeb9861df7ba7fcc4b73d78662eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efdeb9861df7ba7fcc4b73d78662eaa">&#9670;&#160;</a></span>PSM_DONE_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1551460b82f3fd4fe370328a2ca66805" name="a1551460b82f3fd4fe370328a2ca66805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1551460b82f3fd4fe370328a2ca66805">&#9670;&#160;</a></span>PSM_DONE_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROSC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adca6e97335646eca5ba3c66c34d490d2" name="adca6e97335646eca5ba3c66c34d490d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca6e97335646eca5ba3c66c34d490d2">&#9670;&#160;</a></span>PSM_DONE_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a078dcf8a23bd33514dacd01688fe196d" name="a078dcf8a23bd33514dacd01688fe196d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a078dcf8a23bd33514dacd01688fe196d">&#9670;&#160;</a></span>PSM_DONE_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecf1ef6fad173ce5e04767febebadd9f" name="aecf1ef6fad173ce5e04767febebadd9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf1ef6fad173ce5e04767febebadd9f">&#9670;&#160;</a></span>PSM_DONE_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6e82e4f926b84a9cfdc1a71600fa726" name="af6e82e4f926b84a9cfdc1a71600fa726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e82e4f926b84a9cfdc1a71600fa726">&#9670;&#160;</a></span>PSM_DONE_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a032240ad8691281c0951efe50ce3620d" name="a032240ad8691281c0951efe50ce3620d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032240ad8691281c0951efe50ce3620d">&#9670;&#160;</a></span>PSM_DONE_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SIO_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3cf26799021aa418ab30be40da7cf7" name="a2c3cf26799021aa418ab30be40da7cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3cf26799021aa418ab30be40da7cf7">&#9670;&#160;</a></span>PSM_DONE_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae426dfb3683a56127c484099f5a27236" name="ae426dfb3683a56127c484099f5a27236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae426dfb3683a56127c484099f5a27236">&#9670;&#160;</a></span>PSM_DONE_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27e5ec4ae4644f8518b0f8f6b2e78ed6" name="a27e5ec4ae4644f8518b0f8f6b2e78ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e5ec4ae4644f8518b0f8f6b2e78ed6">&#9670;&#160;</a></span>PSM_DONE_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af229730fcfe86b8a439f0fec8379e1a4" name="af229730fcfe86b8a439f0fec8379e1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af229730fcfe86b8a439f0fec8379e1a4">&#9670;&#160;</a></span>PSM_DONE_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78d2f28d9879aab664539df4d4c587c" name="ad78d2f28d9879aab664539df4d4c587c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78d2f28d9879aab664539df4d4c587c">&#9670;&#160;</a></span>PSM_DONE_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac17779ca25021047ddd8d687c4a6dbf3" name="ac17779ca25021047ddd8d687c4a6dbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17779ca25021047ddd8d687c4a6dbf3">&#9670;&#160;</a></span>PSM_DONE_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab553cdb3630aa717d3c8ea15708dc50a" name="ab553cdb3630aa717d3c8ea15708dc50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab553cdb3630aa717d3c8ea15708dc50a">&#9670;&#160;</a></span>PSM_DONE_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc18498729ac34b4433f025989c5f1e" name="a2fc18498729ac34b4433f025989c5f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc18498729ac34b4433f025989c5f1e">&#9670;&#160;</a></span>PSM_DONE_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a902aa8fbea0ab0d7ede08d16da6218cd" name="a902aa8fbea0ab0d7ede08d16da6218cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902aa8fbea0ab0d7ede08d16da6218cd">&#9670;&#160;</a></span>PSM_DONE_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58e6b2c84d54afba8aeed970c1094b00" name="a58e6b2c84d54afba8aeed970c1094b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e6b2c84d54afba8aeed970c1094b00">&#9670;&#160;</a></span>PSM_DONE_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af107b733660b0154f37ba38f257a8762" name="af107b733660b0154f37ba38f257a8762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af107b733660b0154f37ba38f257a8762">&#9670;&#160;</a></span>PSM_DONE_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2ff7370b1a3ab3cfe439482bbeb433" name="a8e2ff7370b1a3ab3cfe439482bbeb433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2ff7370b1a3ab3cfe439482bbeb433">&#9670;&#160;</a></span>PSM_DONE_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3482aeb388e39d6f2887c3958c55e218" name="a3482aeb388e39d6f2887c3958c55e218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3482aeb388e39d6f2887c3958c55e218">&#9670;&#160;</a></span>PSM_DONE_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9003b42a3d0f15f601af176b83fee8a4" name="a9003b42a3d0f15f601af176b83fee8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9003b42a3d0f15f601af176b83fee8a4">&#9670;&#160;</a></span>PSM_DONE_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee04cb8bd4cd26ab874554d837887cf5" name="aee04cb8bd4cd26ab874554d837887cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee04cb8bd4cd26ab874554d837887cf5">&#9670;&#160;</a></span>PSM_DONE_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0" name="abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbfe4c3fa64fbf6e4ca9e2dbc73e1a0">&#9670;&#160;</a></span>PSM_DONE_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7333bf6da8e871a74c91ea97bc6f9e8" name="ae7333bf6da8e871a74c91ea97bc6f9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7333bf6da8e871a74c91ea97bc6f9e8">&#9670;&#160;</a></span>PSM_DONE_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e331b6f205d16f6920fe5bc4f3ee38" name="a75e331b6f205d16f6920fe5bc4f3ee38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e331b6f205d16f6920fe5bc4f3ee38">&#9670;&#160;</a></span>PSM_DONE_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a715db1437c211b9858cbd72af3346488" name="a715db1437c211b9858cbd72af3346488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715db1437c211b9858cbd72af3346488">&#9670;&#160;</a></span>PSM_DONE_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88499e9c80aa17571df33611dd62667f" name="a88499e9c80aa17571df33611dd62667f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88499e9c80aa17571df33611dd62667f">&#9670;&#160;</a></span>PSM_DONE_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca1d6b8873940987e3b763443d869ca1" name="aca1d6b8873940987e3b763443d869ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca1d6b8873940987e3b763443d869ca1">&#9670;&#160;</a></span>PSM_DONE_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b7523dd7de808b22b00f5c48345e0b" name="ac0b7523dd7de808b22b00f5c48345e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b7523dd7de808b22b00f5c48345e0b">&#9670;&#160;</a></span>PSM_DONE_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17cab6c11d456175cf3756751bc67490" name="a17cab6c11d456175cf3756751bc67490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17cab6c11d456175cf3756751bc67490">&#9670;&#160;</a></span>PSM_DONE_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfd3e5815cd3c26f13ef77bfceb81463" name="adfd3e5815cd3c26f13ef77bfceb81463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd3e5815cd3c26f13ef77bfceb81463">&#9670;&#160;</a></span>PSM_DONE_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43bf41c77e86bd45ea6509170eafd1e8" name="a43bf41c77e86bd45ea6509170eafd1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43bf41c77e86bd45ea6509170eafd1e8">&#9670;&#160;</a></span>PSM_DONE_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM4_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b9a94a914ecf208c882bb9c78651e3d" name="a8b9a94a914ecf208c882bb9c78651e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9a94a914ecf208c882bb9c78651e3d">&#9670;&#160;</a></span>PSM_DONE_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f6bd5b8edd0285e7993f7af5a803d7" name="a87f6bd5b8edd0285e7993f7af5a803d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f6bd5b8edd0285e7993f7af5a803d7">&#9670;&#160;</a></span>PSM_DONE_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd81c964af944f670f7100e955be68dd" name="afd81c964af944f670f7100e955be68dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd81c964af944f670f7100e955be68dd">&#9670;&#160;</a></span>PSM_DONE_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d6ff36dac28d05d2f427386b333d815" name="a4d6ff36dac28d05d2f427386b333d815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6ff36dac28d05d2f427386b333d815">&#9670;&#160;</a></span>PSM_DONE_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af96b92d81bf369f5502b3ee02feb710a" name="af96b92d81bf369f5502b3ee02feb710a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96b92d81bf369f5502b3ee02feb710a">&#9670;&#160;</a></span>PSM_DONE_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM5_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c98670587ec115b4fde5bd75aaa5bfe" name="a8c98670587ec115b4fde5bd75aaa5bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c98670587ec115b4fde5bd75aaa5bfe">&#9670;&#160;</a></span>PSM_DONE_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af61816fa4927940f3985523067328ae7" name="af61816fa4927940f3985523067328ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61816fa4927940f3985523067328ae7">&#9670;&#160;</a></span>PSM_DONE_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ba7c09bfe5caad8c62836521f81cdd9" name="a2ba7c09bfe5caad8c62836521f81cdd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba7c09bfe5caad8c62836521f81cdd9">&#9670;&#160;</a></span>PSM_DONE_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2386fcd243e9383216804bfa1358ed3d" name="a2386fcd243e9383216804bfa1358ed3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2386fcd243e9383216804bfa1358ed3d">&#9670;&#160;</a></span>PSM_DONE_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42973c7d477e5158f4d491a10f63a82b" name="a42973c7d477e5158f4d491a10f63a82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42973c7d477e5158f4d491a10f63a82b">&#9670;&#160;</a></span>PSM_DONE_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM6_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d1b7d3141aed5c112ce62bae983ee6" name="a94d1b7d3141aed5c112ce62bae983ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d1b7d3141aed5c112ce62bae983ee6">&#9670;&#160;</a></span>PSM_DONE_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ca8caeba4f0bc025aa7616b073964f1" name="a1ca8caeba4f0bc025aa7616b073964f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca8caeba4f0bc025aa7616b073964f1">&#9670;&#160;</a></span>PSM_DONE_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07384a9ffed7c4876a05ffb0130dc477" name="a07384a9ffed7c4876a05ffb0130dc477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07384a9ffed7c4876a05ffb0130dc477">&#9670;&#160;</a></span>PSM_DONE_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99bbf64ed595fff3d77c97fc35e89cfb" name="a99bbf64ed595fff3d77c97fc35e89cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bbf64ed595fff3d77c97fc35e89cfb">&#9670;&#160;</a></span>PSM_DONE_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6c0ea89a92e992fb984eac2616683c" name="adf6c0ea89a92e992fb984eac2616683c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6c0ea89a92e992fb984eac2616683c">&#9670;&#160;</a></span>PSM_DONE_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM7_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e309a132dfed63f1758fc89030ea655" name="a8e309a132dfed63f1758fc89030ea655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e309a132dfed63f1758fc89030ea655">&#9670;&#160;</a></span>PSM_DONE_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ab3ab9eed853229f0fdd12095b68d9a" name="a7ab3ab9eed853229f0fdd12095b68d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab3ab9eed853229f0fdd12095b68d9a">&#9670;&#160;</a></span>PSM_DONE_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a663009dfadee7d1e473830cb4eaa337e" name="a663009dfadee7d1e473830cb4eaa337e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a663009dfadee7d1e473830cb4eaa337e">&#9670;&#160;</a></span>PSM_DONE_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa925ced1e437424844d35baa8cc72fa3" name="aa925ced1e437424844d35baa8cc72fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa925ced1e437424844d35baa8cc72fa3">&#9670;&#160;</a></span>PSM_DONE_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71d85a5178ddc1cf4be9d90b92d0a36" name="aa71d85a5178ddc1cf4be9d90b92d0a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71d85a5178ddc1cf4be9d90b92d0a36">&#9670;&#160;</a></span>PSM_DONE_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM8_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cc10e84ca315bb6c2c8fa7d5cb28fdb" name="a5cc10e84ca315bb6c2c8fa7d5cb28fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc10e84ca315bb6c2c8fa7d5cb28fdb">&#9670;&#160;</a></span>PSM_DONE_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51804cfe0b3d02b17e960acc5b201ff4" name="a51804cfe0b3d02b17e960acc5b201ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51804cfe0b3d02b17e960acc5b201ff4">&#9670;&#160;</a></span>PSM_DONE_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a138e43c88ca2c8bfdb32e947ee04ac50" name="a138e43c88ca2c8bfdb32e947ee04ac50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138e43c88ca2c8bfdb32e947ee04ac50">&#9670;&#160;</a></span>PSM_DONE_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4815a4fe49b0a7883ed9dfaa3fe04caa" name="a4815a4fe49b0a7883ed9dfaa3fe04caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4815a4fe49b0a7883ed9dfaa3fe04caa">&#9670;&#160;</a></span>PSM_DONE_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dc41749b3b3d6a3de6507f353473d82" name="a9dc41749b3b3d6a3de6507f353473d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc41749b3b3d6a3de6507f353473d82">&#9670;&#160;</a></span>PSM_DONE_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM9_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26e2e836782732dd199c70f40bb0789a" name="a26e2e836782732dd199c70f40bb0789a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e2e836782732dd199c70f40bb0789a">&#9670;&#160;</a></span>PSM_DONE_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275e38832ee08415d41d5592c38390b7" name="a275e38832ee08415d41d5592c38390b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275e38832ee08415d41d5592c38390b7">&#9670;&#160;</a></span>PSM_DONE_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e2482522caf279347a5c24477d485c5" name="a5e2482522caf279347a5c24477d485c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2482522caf279347a5c24477d485c5">&#9670;&#160;</a></span>PSM_DONE_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea837158d868cc077e03ee2d3d279a9a" name="aea837158d868cc077e03ee2d3d279a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea837158d868cc077e03ee2d3d279a9a">&#9670;&#160;</a></span>PSM_DONE_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64ca94ad18bc812fa69bb87559959b05" name="a64ca94ad18bc812fa69bb87559959b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ca94ad18bc812fa69bb87559959b05">&#9670;&#160;</a></span>PSM_DONE_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XIP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af164e64b5994fd2bc257b00b58ae32fc" name="af164e64b5994fd2bc257b00b58ae32fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af164e64b5994fd2bc257b00b58ae32fc">&#9670;&#160;</a></span>PSM_DONE_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcf6fe907d2b882db46cac07a04a729f" name="afcf6fe907d2b882db46cac07a04a729f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf6fe907d2b882db46cac07a04a729f">&#9670;&#160;</a></span>PSM_DONE_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f74160564999da160dc4b8fb9ff6c8e" name="a2f74160564999da160dc4b8fb9ff6c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f74160564999da160dc4b8fb9ff6c8e">&#9670;&#160;</a></span>PSM_DONE_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89e915ad35e38791aff8800ddaa1ac31" name="a89e915ad35e38791aff8800ddaa1ac31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e915ad35e38791aff8800ddaa1ac31">&#9670;&#160;</a></span>PSM_DONE_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c7642907eab172bca78aa557e7dfd46" name="a7c7642907eab172bca78aa557e7dfd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c7642907eab172bca78aa557e7dfd46">&#9670;&#160;</a></span>PSM_DONE_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XOSC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a4280e160b250eab324b68c51cddecd" name="a5a4280e160b250eab324b68c51cddecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4280e160b250eab324b68c51cddecd">&#9670;&#160;</a></span>PSM_DONE_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacba4334faab1ff7860ed78060ccffca" name="aacba4334faab1ff7860ed78060ccffca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacba4334faab1ff7860ed78060ccffca">&#9670;&#160;</a></span>PSM_DONE_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d9fb24fe7f523b4d93ce5692af19c2" name="ad1d9fb24fe7f523b4d93ce5692af19c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d9fb24fe7f523b4d93ce5692af19c2">&#9670;&#160;</a></span>PSM_DONE_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39b943356fdddf699e7f13502571a911" name="a39b943356fdddf699e7f13502571a911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39b943356fdddf699e7f13502571a911">&#9670;&#160;</a></span>PSM_DONE_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_DONE_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af923080919805f8360861a4d83ed5e4a" name="af923080919805f8360861a4d83ed5e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af923080919805f8360861a4d83ed5e4a">&#9670;&#160;</a></span>PSM_FRCE_OFF_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29c77b6cd9b7332bfa8fe0adddb9dec1" name="a29c77b6cd9b7332bfa8fe0adddb9dec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c77b6cd9b7332bfa8fe0adddb9dec1">&#9670;&#160;</a></span>PSM_FRCE_OFF_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83c13894010db32a3a0337da9539343b" name="a83c13894010db32a3a0337da9539343b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c13894010db32a3a0337da9539343b">&#9670;&#160;</a></span>PSM_FRCE_OFF_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01ca1261b9dd750ef3d0a6e296918506" name="a01ca1261b9dd750ef3d0a6e296918506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ca1261b9dd750ef3d0a6e296918506">&#9670;&#160;</a></span>PSM_FRCE_OFF_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa905d17fedb215f39f418c1fb255c67f" name="aa905d17fedb215f39f418c1fb255c67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa905d17fedb215f39f418c1fb255c67f">&#9670;&#160;</a></span>PSM_FRCE_OFF_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfabbb337d55b07d68f97eaf493e7b77" name="acfabbb337d55b07d68f97eaf493e7b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfabbb337d55b07d68f97eaf493e7b77">&#9670;&#160;</a></span>PSM_FRCE_OFF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb694d9319ce9091398a6b436c44b5d3" name="afb694d9319ce9091398a6b436c44b5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb694d9319ce9091398a6b436c44b5d3">&#9670;&#160;</a></span>PSM_FRCE_OFF_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c52fde4646fb1d3602330bcef28865f" name="a6c52fde4646fb1d3602330bcef28865f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c52fde4646fb1d3602330bcef28865f">&#9670;&#160;</a></span>PSM_FRCE_OFF_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a659b5470a0999c7ac697f1474cb03f9b" name="a659b5470a0999c7ac697f1474cb03f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659b5470a0999c7ac697f1474cb03f9b">&#9670;&#160;</a></span>PSM_FRCE_OFF_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dc217aab5ef7f42652a8e328a729484" name="a0dc217aab5ef7f42652a8e328a729484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc217aab5ef7f42652a8e328a729484">&#9670;&#160;</a></span>PSM_FRCE_OFF_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfbf06515678f6a1dc3369575cfa5d4b" name="acfbf06515678f6a1dc3369575cfa5d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbf06515678f6a1dc3369575cfa5d4b">&#9670;&#160;</a></span>PSM_FRCE_OFF_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa10f1e1e19d8709b6c9a1cec126d6685" name="aa10f1e1e19d8709b6c9a1cec126d6685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10f1e1e19d8709b6c9a1cec126d6685">&#9670;&#160;</a></span>PSM_FRCE_OFF_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a877ab1632ad8bdf7472f2f155fded0ce" name="a877ab1632ad8bdf7472f2f155fded0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877ab1632ad8bdf7472f2f155fded0ce">&#9670;&#160;</a></span>PSM_FRCE_OFF_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa253a512816d054ee0a5fac08e2ba8bb" name="aa253a512816d054ee0a5fac08e2ba8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa253a512816d054ee0a5fac08e2ba8bb">&#9670;&#160;</a></span>PSM_FRCE_OFF_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab48e93492bfbb742da67f5bd6462cf6b" name="ab48e93492bfbb742da67f5bd6462cf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48e93492bfbb742da67f5bd6462cf6b">&#9670;&#160;</a></span>PSM_FRCE_OFF_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69668e4014c23b01dd3a93b0b1093053" name="a69668e4014c23b01dd3a93b0b1093053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69668e4014c23b01dd3a93b0b1093053">&#9670;&#160;</a></span>PSM_FRCE_OFF_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac35a58b965d6dc4dc6ee9b0d3ce4c9c3" name="ac35a58b965d6dc4dc6ee9b0d3ce4c9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35a58b965d6dc4dc6ee9b0d3ce4c9c3">&#9670;&#160;</a></span>PSM_FRCE_OFF_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6335c65f92c5565ccdd1dc3e9ff970" name="a9c6335c65f92c5565ccdd1dc3e9ff970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6335c65f92c5565ccdd1dc3e9ff970">&#9670;&#160;</a></span>PSM_FRCE_OFF_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d043f6429c32faebcf7a3ff346b9840" name="a7d043f6429c32faebcf7a3ff346b9840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d043f6429c32faebcf7a3ff346b9840">&#9670;&#160;</a></span>PSM_FRCE_OFF_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23152caa5b1da9cce777524f965315e8" name="a23152caa5b1da9cce777524f965315e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23152caa5b1da9cce777524f965315e8">&#9670;&#160;</a></span>PSM_FRCE_OFF_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e7c318684f4f62f0bc1ab3ccd4534f" name="a18e7c318684f4f62f0bc1ab3ccd4534f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e7c318684f4f62f0bc1ab3ccd4534f">&#9670;&#160;</a></span>PSM_FRCE_OFF_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56a64da9c950262d62ff7ce0a670c0c" name="ac56a64da9c950262d62ff7ce0a670c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56a64da9c950262d62ff7ce0a670c0c">&#9670;&#160;</a></span>PSM_FRCE_OFF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af93dbdba7b600110ce2a9b3e7eab3673" name="af93dbdba7b600110ce2a9b3e7eab3673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93dbdba7b600110ce2a9b3e7eab3673">&#9670;&#160;</a></span>PSM_FRCE_OFF_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4819eb8a5819e7fba7c45c6fa979ff46" name="a4819eb8a5819e7fba7c45c6fa979ff46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4819eb8a5819e7fba7c45c6fa979ff46">&#9670;&#160;</a></span>PSM_FRCE_OFF_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26115c048d8aff2f3a11fe091a6795f0" name="a26115c048d8aff2f3a11fe091a6795f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26115c048d8aff2f3a11fe091a6795f0">&#9670;&#160;</a></span>PSM_FRCE_OFF_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2137caa0df8602a1591d9816ac6cff5" name="ab2137caa0df8602a1591d9816ac6cff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2137caa0df8602a1591d9816ac6cff5">&#9670;&#160;</a></span>PSM_FRCE_OFF_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f9156f5ef3e37f64c9bcc4a21719709" name="a1f9156f5ef3e37f64c9bcc4a21719709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9156f5ef3e37f64c9bcc4a21719709">&#9670;&#160;</a></span>PSM_FRCE_OFF_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3df219c435ad91625fad207b04bb10e" name="aa3df219c435ad91625fad207b04bb10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3df219c435ad91625fad207b04bb10e">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa59198ba4a271a0d0a4f4384ff9aae1f" name="aa59198ba4a271a0d0a4f4384ff9aae1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59198ba4a271a0d0a4f4384ff9aae1f">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69743eb77926b1c802d4553a90bba553" name="a69743eb77926b1c802d4553a90bba553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69743eb77926b1c802d4553a90bba553">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c932ca2c7fda576b745f3845413bc9" name="af3c932ca2c7fda576b745f3845413bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c932ca2c7fda576b745f3845413bc9">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de85f12976f4af31eaf335e832cecc7" name="a3de85f12976f4af31eaf335e832cecc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de85f12976f4af31eaf335e832cecc7">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4755a686189308aaa7bc5184e07504ed" name="a4755a686189308aaa7bc5184e07504ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4755a686189308aaa7bc5184e07504ed">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f55eee7f571462cf63e5c9400315c47" name="a3f55eee7f571462cf63e5c9400315c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f55eee7f571462cf63e5c9400315c47">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30446250d57559aef13254f53ee17fc7" name="a30446250d57559aef13254f53ee17fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30446250d57559aef13254f53ee17fc7">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fba88bbb73ee7b43c0d568588ac4462" name="a4fba88bbb73ee7b43c0d568588ac4462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fba88bbb73ee7b43c0d568588ac4462">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a978bddb95f1c3af8bb3c7515156e90cc" name="a978bddb95f1c3af8bb3c7515156e90cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978bddb95f1c3af8bb3c7515156e90cc">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16dc85b835f51feafeaf7dc4e205bf0f" name="a16dc85b835f51feafeaf7dc4e205bf0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16dc85b835f51feafeaf7dc4e205bf0f">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC_COLD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC_COLD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a226d8940ff17cd8ef1f7ad902ae07c69" name="a226d8940ff17cd8ef1f7ad902ae07c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226d8940ff17cd8ef1f7ad902ae07c69">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC_COLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC_COLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fdf24a2835fdebd146d1184cb19296d" name="a7fdf24a2835fdebd146d1184cb19296d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdf24a2835fdebd146d1184cb19296d">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC_COLD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC_COLD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a826401e2bfaea5b55723b2d7dfa71369" name="a826401e2bfaea5b55723b2d7dfa71369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826401e2bfaea5b55723b2d7dfa71369">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC_COLD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC_COLD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e344d26aba894b025cfef1a47ff0ebc" name="a8e344d26aba894b025cfef1a47ff0ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e344d26aba894b025cfef1a47ff0ebc">&#9670;&#160;</a></span>PSM_FRCE_OFF_PROC_COLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PROC_COLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8257a8af95abe999105a0d249b04bead" name="a8257a8af95abe999105a0d249b04bead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8257a8af95abe999105a0d249b04bead">&#9670;&#160;</a></span>PSM_FRCE_OFF_PSM_READY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PSM_READY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a977826332c928e41cfe62e97caa4eb1e" name="a977826332c928e41cfe62e97caa4eb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977826332c928e41cfe62e97caa4eb1e">&#9670;&#160;</a></span>PSM_FRCE_OFF_PSM_READY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PSM_READY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e240043d0a8381eb553fbd5fcead52" name="a90e240043d0a8381eb553fbd5fcead52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e240043d0a8381eb553fbd5fcead52">&#9670;&#160;</a></span>PSM_FRCE_OFF_PSM_READY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PSM_READY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e46567ea826123b3ef9ff1ed6ebed0a" name="a2e46567ea826123b3ef9ff1ed6ebed0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e46567ea826123b3ef9ff1ed6ebed0a">&#9670;&#160;</a></span>PSM_FRCE_OFF_PSM_READY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PSM_READY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5aab5f813ca5b3c669139bdf4269bde6" name="a5aab5f813ca5b3c669139bdf4269bde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aab5f813ca5b3c669139bdf4269bde6">&#9670;&#160;</a></span>PSM_FRCE_OFF_PSM_READY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_PSM_READY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe3bfd26dc63ad9b05cf54c28684abf1" name="afe3bfd26dc63ad9b05cf54c28684abf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3bfd26dc63ad9b05cf54c28684abf1">&#9670;&#160;</a></span>PSM_FRCE_OFF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a201f847d435bc397daa19bf6c1a3ab54" name="a201f847d435bc397daa19bf6c1a3ab54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201f847d435bc397daa19bf6c1a3ab54">&#9670;&#160;</a></span>PSM_FRCE_OFF_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_RESETS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6168b8d387bc50e07ea7cb830bc14bc7" name="a6168b8d387bc50e07ea7cb830bc14bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6168b8d387bc50e07ea7cb830bc14bc7">&#9670;&#160;</a></span>PSM_FRCE_OFF_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c46173094c1441af4b7be3b3df5d644" name="a0c46173094c1441af4b7be3b3df5d644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c46173094c1441af4b7be3b3df5d644">&#9670;&#160;</a></span>PSM_FRCE_OFF_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e61183c27b3c6c9708826043eedfbe" name="ac0e61183c27b3c6c9708826043eedfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e61183c27b3c6c9708826043eedfbe">&#9670;&#160;</a></span>PSM_FRCE_OFF_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cc4338055719fd15366e3f6cbff6eb6" name="a0cc4338055719fd15366e3f6cbff6eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc4338055719fd15366e3f6cbff6eb6">&#9670;&#160;</a></span>PSM_FRCE_OFF_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e4b3ed708be5f6de918301e8559e4e8" name="a8e4b3ed708be5f6de918301e8559e4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4b3ed708be5f6de918301e8559e4e8">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef83b3bba2a1d098dd6ea61d948fa763" name="aef83b3bba2a1d098dd6ea61d948fa763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef83b3bba2a1d098dd6ea61d948fa763">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af15b6ed56f17f3e9465b3219dde687d7" name="af15b6ed56f17f3e9465b3219dde687d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15b6ed56f17f3e9465b3219dde687d7">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af04484af8cc8dc63a8b9b7511c69db9e" name="af04484af8cc8dc63a8b9b7511c69db9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04484af8cc8dc63a8b9b7511c69db9e">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab99acf4fc3f3cc00d223b00af18ccd1c" name="ab99acf4fc3f3cc00d223b00af18ccd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab99acf4fc3f3cc00d223b00af18ccd1c">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c1d5e3b7fd865ef1f0ada025e405a3d" name="a4c1d5e3b7fd865ef1f0ada025e405a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1d5e3b7fd865ef1f0ada025e405a3d">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade02fa76c99db1ea4e720650b0786cf5" name="ade02fa76c99db1ea4e720650b0786cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade02fa76c99db1ea4e720650b0786cf5">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29d98bebbd85889beb32214121c07cfa" name="a29d98bebbd85889beb32214121c07cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d98bebbd85889beb32214121c07cfa">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbf116b7f8340ab21004a749805e7de7" name="abbf116b7f8340ab21004a749805e7de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf116b7f8340ab21004a749805e7de7">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a734c9c2e74eb0f86bc794af186284acf" name="a734c9c2e74eb0f86bc794af186284acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734c9c2e74eb0f86bc794af186284acf">&#9670;&#160;</a></span>PSM_FRCE_OFF_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d343d54710867ba04898013d48bc80b" name="a3d343d54710867ba04898013d48bc80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d343d54710867ba04898013d48bc80b">&#9670;&#160;</a></span>PSM_FRCE_OFF_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SIO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a255b178772b17179a2a5d04394310717" name="a255b178772b17179a2a5d04394310717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255b178772b17179a2a5d04394310717">&#9670;&#160;</a></span>PSM_FRCE_OFF_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c4bafa709a007260f315bba0c6346af" name="a1c4bafa709a007260f315bba0c6346af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4bafa709a007260f315bba0c6346af">&#9670;&#160;</a></span>PSM_FRCE_OFF_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca7250c87309c2fa33dd4fe47da08cd6" name="aca7250c87309c2fa33dd4fe47da08cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7250c87309c2fa33dd4fe47da08cd6">&#9670;&#160;</a></span>PSM_FRCE_OFF_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a773f6e05bc691e56768faa779a9b17de" name="a773f6e05bc691e56768faa779a9b17de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773f6e05bc691e56768faa779a9b17de">&#9670;&#160;</a></span>PSM_FRCE_OFF_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4997d6aeb24ec83b8d92b16b8f358ee" name="ac4997d6aeb24ec83b8d92b16b8f358ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4997d6aeb24ec83b8d92b16b8f358ee">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1412afb6b8855aae5695dbeb4bae7d3" name="af1412afb6b8855aae5695dbeb4bae7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1412afb6b8855aae5695dbeb4bae7d3">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56a0a8e6504c605b2550474487de40f" name="ac56a0a8e6504c605b2550474487de40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56a0a8e6504c605b2550474487de40f">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06fdd3a81d4266458510858b70b47a1f" name="a06fdd3a81d4266458510858b70b47a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fdd3a81d4266458510858b70b47a1f">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbf04c70355ae95fd49d867feb4edbfc" name="acbf04c70355ae95fd49d867feb4edbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf04c70355ae95fd49d867feb4edbfc">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90167bd5ca0c187cc8a5659f47056563" name="a90167bd5ca0c187cc8a5659f47056563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90167bd5ca0c187cc8a5659f47056563">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0883d6a94da81adb586f6480c2e76f8c" name="a0883d6a94da81adb586f6480c2e76f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0883d6a94da81adb586f6480c2e76f8c">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228c6f309926874cddb7729225bb2128" name="a228c6f309926874cddb7729225bb2128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228c6f309926874cddb7729225bb2128">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7355fcdf989bfcd973817ada5fbff8f" name="af7355fcdf989bfcd973817ada5fbff8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7355fcdf989bfcd973817ada5fbff8f">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adacdf800305b227e6622b4bdd34d2a19" name="adacdf800305b227e6622b4bdd34d2a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adacdf800305b227e6622b4bdd34d2a19">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a500a5b5a5f297b1b88de8d946e9132d2" name="a500a5b5a5f297b1b88de8d946e9132d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500a5b5a5f297b1b88de8d946e9132d2">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a498ab94c38b840fabf00aa16762fee26" name="a498ab94c38b840fabf00aa16762fee26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a498ab94c38b840fabf00aa16762fee26">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4348b764e8ee3fe7d6c6618c8b989779" name="a4348b764e8ee3fe7d6c6618c8b989779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4348b764e8ee3fe7d6c6618c8b989779">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad058bb03cbfdbeec9e60ffb4c9696f9e" name="ad058bb03cbfdbeec9e60ffb4c9696f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad058bb03cbfdbeec9e60ffb4c9696f9e">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf140f05433c6199e814bb253c6bffb2" name="adf140f05433c6199e814bb253c6bffb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf140f05433c6199e814bb253c6bffb2">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa21f04ef86027982e67df9bac88efe9" name="afa21f04ef86027982e67df9bac88efe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa21f04ef86027982e67df9bac88efe9">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8988c0eb91dbc513941cfbd7076387ce" name="a8988c0eb91dbc513941cfbd7076387ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8988c0eb91dbc513941cfbd7076387ce">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af71b40811817793df78fac770d9e3a7a" name="af71b40811817793df78fac770d9e3a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71b40811817793df78fac770d9e3a7a">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d7cd6ee9b2f131748a6be4e63cc4f12" name="a0d7cd6ee9b2f131748a6be4e63cc4f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7cd6ee9b2f131748a6be4e63cc4f12">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab820e4ebc030b8b21cac05f1d32b93" name="a5ab820e4ebc030b8b21cac05f1d32b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab820e4ebc030b8b21cac05f1d32b93">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a5ecf855030ddfba3c9181bc930d7e3" name="a1a5ecf855030ddfba3c9181bc930d7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5ecf855030ddfba3c9181bc930d7e3">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae773bef12c9d97f0c2a7302473b8379b" name="ae773bef12c9d97f0c2a7302473b8379b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae773bef12c9d97f0c2a7302473b8379b">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64a1eb4627059810ff1c9efd1dbc8a71" name="a64a1eb4627059810ff1c9efd1dbc8a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a1eb4627059810ff1c9efd1dbc8a71">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab44ccc4216007a80a9f1231c886de332" name="ab44ccc4216007a80a9f1231c886de332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab44ccc4216007a80a9f1231c886de332">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f4360c3365bc52dc4f8e5e5a0572b69" name="a7f4360c3365bc52dc4f8e5e5a0572b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f4360c3365bc52dc4f8e5e5a0572b69">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9a75073f0712ef2e667895212bac1fb" name="ae9a75073f0712ef2e667895212bac1fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a75073f0712ef2e667895212bac1fb">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a835bdfa5f071e0421cf74acd6c30477c" name="a835bdfa5f071e0421cf74acd6c30477c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835bdfa5f071e0421cf74acd6c30477c">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacff5cb9c4fee847eab6086173b3ec72" name="aacff5cb9c4fee847eab6086173b3ec72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacff5cb9c4fee847eab6086173b3ec72">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24daeebb7f1b2a57068fef352697d42d" name="a24daeebb7f1b2a57068fef352697d42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24daeebb7f1b2a57068fef352697d42d">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae886e3dd1bf58c630bed79f7f74ff00c" name="ae886e3dd1bf58c630bed79f7f74ff00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae886e3dd1bf58c630bed79f7f74ff00c">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74335d1f532712661cdd4719fb697c25" name="a74335d1f532712661cdd4719fb697c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74335d1f532712661cdd4719fb697c25">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e694ca8f52b35e030834cecd4b52cc9" name="a1e694ca8f52b35e030834cecd4b52cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e694ca8f52b35e030834cecd4b52cc9">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a583942889e324e4c481b01165f433ec7" name="a583942889e324e4c481b01165f433ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583942889e324e4c481b01165f433ec7">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6f22b6db8460a77ac687706c42d429e" name="ab6f22b6db8460a77ac687706c42d429e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f22b6db8460a77ac687706c42d429e">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3329f82e6ed7a7958c8b7690ffe808b2" name="a3329f82e6ed7a7958c8b7690ffe808b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3329f82e6ed7a7958c8b7690ffe808b2">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7db8378fc043a6c9bfd848b382086d" name="ade7db8378fc043a6c9bfd848b382086d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7db8378fc043a6c9bfd848b382086d">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62ae27f427e0abba08a627187f92e39" name="ab62ae27f427e0abba08a627187f92e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62ae27f427e0abba08a627187f92e39">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f6eedcab9860c82ce50f23e420d278c" name="a7f6eedcab9860c82ce50f23e420d278c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6eedcab9860c82ce50f23e420d278c">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afae75df65f9b0dac13ce1a0143efc553" name="afae75df65f9b0dac13ce1a0143efc553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae75df65f9b0dac13ce1a0143efc553">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32c79fbd5ae4a457a6c225fe646e2c55" name="a32c79fbd5ae4a457a6c225fe646e2c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c79fbd5ae4a457a6c225fe646e2c55">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a030f8e022853f8e52462458b8e1a0f2b" name="a030f8e022853f8e52462458b8e1a0f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030f8e022853f8e52462458b8e1a0f2b">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfcb980be054f62247dc1f889d6d2c40" name="adfcb980be054f62247dc1f889d6d2c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfcb980be054f62247dc1f889d6d2c40">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaab691aa9da53054779ee6e18f28a24" name="afaab691aa9da53054779ee6e18f28a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaab691aa9da53054779ee6e18f28a24">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac35d7d6c36bc3637d6f1e3b46c4b2f47" name="ac35d7d6c36bc3637d6f1e3b46c4b2f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35d7d6c36bc3637d6f1e3b46c4b2f47">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37ba089d16c536fb839a9f745ceffefe" name="a37ba089d16c536fb839a9f745ceffefe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ba089d16c536fb839a9f745ceffefe">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78cc03149336d2518889646a573be384" name="a78cc03149336d2518889646a573be384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cc03149336d2518889646a573be384">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae62da6c89a4f97f2758eac9dd1b4a3da" name="ae62da6c89a4f97f2758eac9dd1b4a3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62da6c89a4f97f2758eac9dd1b4a3da">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5082597540af10f487a4d967f717a7e5" name="a5082597540af10f487a4d967f717a7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5082597540af10f487a4d967f717a7e5">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77212a25d8fbde0d75d4200fc3f6e559" name="a77212a25d8fbde0d75d4200fc3f6e559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77212a25d8fbde0d75d4200fc3f6e559">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6bab04214b2fc9cc074bed544b4e556" name="ac6bab04214b2fc9cc074bed544b4e556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6bab04214b2fc9cc074bed544b4e556">&#9670;&#160;</a></span>PSM_FRCE_OFF_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3c13dae686cf355b34fe6d20f4db835" name="ae3c13dae686cf355b34fe6d20f4db835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c13dae686cf355b34fe6d20f4db835">&#9670;&#160;</a></span>PSM_FRCE_OFF_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XIP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15140aefcd6f9bf6bdca692e62ae3ad8" name="a15140aefcd6f9bf6bdca692e62ae3ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15140aefcd6f9bf6bdca692e62ae3ad8">&#9670;&#160;</a></span>PSM_FRCE_OFF_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42289f6fd14a5f443bfe30cb1c668f58" name="a42289f6fd14a5f443bfe30cb1c668f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42289f6fd14a5f443bfe30cb1c668f58">&#9670;&#160;</a></span>PSM_FRCE_OFF_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a340716793bc39fcb287e30a3571c2545" name="a340716793bc39fcb287e30a3571c2545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a340716793bc39fcb287e30a3571c2545">&#9670;&#160;</a></span>PSM_FRCE_OFF_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32132850187d5b1087c3bb4213685447" name="a32132850187d5b1087c3bb4213685447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32132850187d5b1087c3bb4213685447">&#9670;&#160;</a></span>PSM_FRCE_OFF_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fab56518419941caedb79fb99f73bc3" name="a4fab56518419941caedb79fb99f73bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fab56518419941caedb79fb99f73bc3">&#9670;&#160;</a></span>PSM_FRCE_OFF_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XOSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3597c64c54de504e63afa744b29575b7" name="a3597c64c54de504e63afa744b29575b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3597c64c54de504e63afa744b29575b7">&#9670;&#160;</a></span>PSM_FRCE_OFF_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0de76f5ce7f7724b72fabde8aaa94ed3" name="a0de76f5ce7f7724b72fabde8aaa94ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de76f5ce7f7724b72fabde8aaa94ed3">&#9670;&#160;</a></span>PSM_FRCE_OFF_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f32c07bee4ee1ae8e16e0ac09dbb455" name="a4f32c07bee4ee1ae8e16e0ac09dbb455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f32c07bee4ee1ae8e16e0ac09dbb455">&#9670;&#160;</a></span>PSM_FRCE_OFF_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642d5274fb6a282bad3c4d93d1ae41be" name="a642d5274fb6a282bad3c4d93d1ae41be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642d5274fb6a282bad3c4d93d1ae41be">&#9670;&#160;</a></span>PSM_FRCE_OFF_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_OFF_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ca46248765af90b0a27f62d89f124e" name="ac6ca46248765af90b0a27f62d89f124e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ca46248765af90b0a27f62d89f124e">&#9670;&#160;</a></span>PSM_FRCE_ON_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa75fae4f841b7fde60d6a20df915980a" name="aa75fae4f841b7fde60d6a20df915980a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75fae4f841b7fde60d6a20df915980a">&#9670;&#160;</a></span>PSM_FRCE_ON_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995cc86541d01c3bebe2aac26ee4b56f" name="a995cc86541d01c3bebe2aac26ee4b56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995cc86541d01c3bebe2aac26ee4b56f">&#9670;&#160;</a></span>PSM_FRCE_ON_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bceb6f428cae931d28a310776e5170f" name="a9bceb6f428cae931d28a310776e5170f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bceb6f428cae931d28a310776e5170f">&#9670;&#160;</a></span>PSM_FRCE_ON_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a199da0a47380a82bbf30f1344b4238de" name="a199da0a47380a82bbf30f1344b4238de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a199da0a47380a82bbf30f1344b4238de">&#9670;&#160;</a></span>PSM_FRCE_ON_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499ef3f9c47d36972ee17a2acc74ac06" name="a499ef3f9c47d36972ee17a2acc74ac06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499ef3f9c47d36972ee17a2acc74ac06">&#9670;&#160;</a></span>PSM_FRCE_ON_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c07d89586f35076ad8121bf6af59370" name="a4c07d89586f35076ad8121bf6af59370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c07d89586f35076ad8121bf6af59370">&#9670;&#160;</a></span>PSM_FRCE_ON_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab922633e49953bb9a5be59692665eb8f" name="ab922633e49953bb9a5be59692665eb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab922633e49953bb9a5be59692665eb8f">&#9670;&#160;</a></span>PSM_FRCE_ON_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabbe3da1a4e4bf94ef0723363071125c" name="aabbe3da1a4e4bf94ef0723363071125c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbe3da1a4e4bf94ef0723363071125c">&#9670;&#160;</a></span>PSM_FRCE_ON_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab88b70a54d69047402238a328db25608" name="ab88b70a54d69047402238a328db25608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88b70a54d69047402238a328db25608">&#9670;&#160;</a></span>PSM_FRCE_ON_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a159ab1a751cf020196f1e928b43d9ae7" name="a159ab1a751cf020196f1e928b43d9ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159ab1a751cf020196f1e928b43d9ae7">&#9670;&#160;</a></span>PSM_FRCE_ON_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad55366d9b873fe5cd6b5613195e6285a" name="ad55366d9b873fe5cd6b5613195e6285a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55366d9b873fe5cd6b5613195e6285a">&#9670;&#160;</a></span>PSM_FRCE_ON_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00e576f07966f9c951ba57f6acae502d" name="a00e576f07966f9c951ba57f6acae502d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e576f07966f9c951ba57f6acae502d">&#9670;&#160;</a></span>PSM_FRCE_ON_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a677ca9f8acd73a6d10c5d7c14b268621" name="a677ca9f8acd73a6d10c5d7c14b268621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677ca9f8acd73a6d10c5d7c14b268621">&#9670;&#160;</a></span>PSM_FRCE_ON_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70955b41b81ebaef2ebf9788bb68528a" name="a70955b41b81ebaef2ebf9788bb68528a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70955b41b81ebaef2ebf9788bb68528a">&#9670;&#160;</a></span>PSM_FRCE_ON_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f3a4478c45c275f696b9bf18c3de62" name="ac5f3a4478c45c275f696b9bf18c3de62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f3a4478c45c275f696b9bf18c3de62">&#9670;&#160;</a></span>PSM_FRCE_ON_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f1143a5510c4846982d067816790fc" name="ac5f1143a5510c4846982d067816790fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f1143a5510c4846982d067816790fc">&#9670;&#160;</a></span>PSM_FRCE_ON_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c55d6453d6bc19bfd9108f9dc6b398" name="a48c55d6453d6bc19bfd9108f9dc6b398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c55d6453d6bc19bfd9108f9dc6b398">&#9670;&#160;</a></span>PSM_FRCE_ON_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab80f89e14d73e6e25e80fc72c610825a" name="ab80f89e14d73e6e25e80fc72c610825a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab80f89e14d73e6e25e80fc72c610825a">&#9670;&#160;</a></span>PSM_FRCE_ON_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38208fa598235d6a731bff4d1efe33fd" name="a38208fa598235d6a731bff4d1efe33fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38208fa598235d6a731bff4d1efe33fd">&#9670;&#160;</a></span>PSM_FRCE_ON_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a329e18cb8c6e24fb63f01f05b3e59779" name="a329e18cb8c6e24fb63f01f05b3e59779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329e18cb8c6e24fb63f01f05b3e59779">&#9670;&#160;</a></span>PSM_FRCE_ON_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb29492490d8e42bc12fd2e41ce425e6" name="aeb29492490d8e42bc12fd2e41ce425e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb29492490d8e42bc12fd2e41ce425e6">&#9670;&#160;</a></span>PSM_FRCE_ON_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a37684de5b927f29153d0bca0e7f2643b" name="a37684de5b927f29153d0bca0e7f2643b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37684de5b927f29153d0bca0e7f2643b">&#9670;&#160;</a></span>PSM_FRCE_ON_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f389f44227e602c4d23803eb1c07870" name="a9f389f44227e602c4d23803eb1c07870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f389f44227e602c4d23803eb1c07870">&#9670;&#160;</a></span>PSM_FRCE_ON_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38fcee01072c2081e37219cec264c9a8" name="a38fcee01072c2081e37219cec264c9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fcee01072c2081e37219cec264c9a8">&#9670;&#160;</a></span>PSM_FRCE_ON_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ba11de8429faa2d800b67a41445bab3" name="a1ba11de8429faa2d800b67a41445bab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba11de8429faa2d800b67a41445bab3">&#9670;&#160;</a></span>PSM_FRCE_ON_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384d71fbf38669669f0232eb0820fca5" name="a384d71fbf38669669f0232eb0820fca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384d71fbf38669669f0232eb0820fca5">&#9670;&#160;</a></span>PSM_FRCE_ON_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfffb6470657557c6b71b83e45dabbc0" name="abfffb6470657557c6b71b83e45dabbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfffb6470657557c6b71b83e45dabbc0">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a497a761205bad1af4d94d05e92f2d799" name="a497a761205bad1af4d94d05e92f2d799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497a761205bad1af4d94d05e92f2d799">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecf880947d32a9c3c8bc60416f48006a" name="aecf880947d32a9c3c8bc60416f48006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf880947d32a9c3c8bc60416f48006a">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7542b73a825a455a85f3edef2ec47554" name="a7542b73a825a455a85f3edef2ec47554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7542b73a825a455a85f3edef2ec47554">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9ee8b0fc5ea490f1c0e094f3140dca" name="acb9ee8b0fc5ea490f1c0e094f3140dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9ee8b0fc5ea490f1c0e094f3140dca">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eef41b431634ead09fc8997ad40821b" name="a0eef41b431634ead09fc8997ad40821b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eef41b431634ead09fc8997ad40821b">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a796369ee1368503db86aaeaeebceeaa9" name="a796369ee1368503db86aaeaeebceeaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796369ee1368503db86aaeaeebceeaa9">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf5b2d4f2053e5e80d9abd7174c3e252" name="adf5b2d4f2053e5e80d9abd7174c3e252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf5b2d4f2053e5e80d9abd7174c3e252">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cc94ba07cac2fea84006c750bdbf59e" name="a3cc94ba07cac2fea84006c750bdbf59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc94ba07cac2fea84006c750bdbf59e">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa07be194598a37c8e9e0e80ad55112b8" name="aa07be194598a37c8e9e0e80ad55112b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07be194598a37c8e9e0e80ad55112b8">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf88f54eadc18b349a6e8e65ed5e5e99" name="adf88f54eadc18b349a6e8e65ed5e5e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf88f54eadc18b349a6e8e65ed5e5e99">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC_COLD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC_COLD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff8c5a9b5839ca6a80ad496c9418b06" name="aaff8c5a9b5839ca6a80ad496c9418b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff8c5a9b5839ca6a80ad496c9418b06">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC_COLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC_COLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2ab6d0296cc2b513f10b46a6ce58eb8" name="ac2ab6d0296cc2b513f10b46a6ce58eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ab6d0296cc2b513f10b46a6ce58eb8">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC_COLD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC_COLD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d7570431805ee90529c814e957b9aab" name="a1d7570431805ee90529c814e957b9aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d7570431805ee90529c814e957b9aab">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC_COLD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC_COLD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e250b8cda264c919bd415b4bfa8bd75" name="a0e250b8cda264c919bd415b4bfa8bd75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e250b8cda264c919bd415b4bfa8bd75">&#9670;&#160;</a></span>PSM_FRCE_ON_PROC_COLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PROC_COLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8e02bc3d85d225a75063663cf361e1" name="afb8e02bc3d85d225a75063663cf361e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8e02bc3d85d225a75063663cf361e1">&#9670;&#160;</a></span>PSM_FRCE_ON_PSM_READY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PSM_READY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a287ab7e24d76385a76ea0504be8613cb" name="a287ab7e24d76385a76ea0504be8613cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287ab7e24d76385a76ea0504be8613cb">&#9670;&#160;</a></span>PSM_FRCE_ON_PSM_READY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PSM_READY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0a680d25dee3408b24105d1b012ec0" name="a8c0a680d25dee3408b24105d1b012ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0a680d25dee3408b24105d1b012ec0">&#9670;&#160;</a></span>PSM_FRCE_ON_PSM_READY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PSM_READY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81e95c82147db336bba21e8f1fa6c035" name="a81e95c82147db336bba21e8f1fa6c035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e95c82147db336bba21e8f1fa6c035">&#9670;&#160;</a></span>PSM_FRCE_ON_PSM_READY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PSM_READY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97a7d0de95489852b609f61fc07a4b45" name="a97a7d0de95489852b609f61fc07a4b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a7d0de95489852b609f61fc07a4b45">&#9670;&#160;</a></span>PSM_FRCE_ON_PSM_READY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_PSM_READY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff8a30391d029f8831ffec1574147ac" name="a9ff8a30391d029f8831ffec1574147ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff8a30391d029f8831ffec1574147ac">&#9670;&#160;</a></span>PSM_FRCE_ON_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38c4dab7405b57b9efe7d6e1bf62e991" name="a38c4dab7405b57b9efe7d6e1bf62e991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c4dab7405b57b9efe7d6e1bf62e991">&#9670;&#160;</a></span>PSM_FRCE_ON_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_RESETS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a494282ea1503eff529265d1d0631f569" name="a494282ea1503eff529265d1d0631f569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494282ea1503eff529265d1d0631f569">&#9670;&#160;</a></span>PSM_FRCE_ON_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60e1cfe80c44b3db6f2dc33813e4f2f0" name="a60e1cfe80c44b3db6f2dc33813e4f2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e1cfe80c44b3db6f2dc33813e4f2f0">&#9670;&#160;</a></span>PSM_FRCE_ON_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acffae5cdb455d9365afc310098abdcb7" name="acffae5cdb455d9365afc310098abdcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffae5cdb455d9365afc310098abdcb7">&#9670;&#160;</a></span>PSM_FRCE_ON_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb84db2ef64ec2b4c352b822e720e64f" name="adb84db2ef64ec2b4c352b822e720e64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb84db2ef64ec2b4c352b822e720e64f">&#9670;&#160;</a></span>PSM_FRCE_ON_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af21816261c0994866e5228128b5f7ced" name="af21816261c0994866e5228128b5f7ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21816261c0994866e5228128b5f7ced">&#9670;&#160;</a></span>PSM_FRCE_ON_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c12111022db86b842612df6fc0ccd7" name="a82c12111022db86b842612df6fc0ccd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c12111022db86b842612df6fc0ccd7">&#9670;&#160;</a></span>PSM_FRCE_ON_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f655a509e248f83c4efb2f3e27bde4a" name="a1f655a509e248f83c4efb2f3e27bde4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f655a509e248f83c4efb2f3e27bde4a">&#9670;&#160;</a></span>PSM_FRCE_ON_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a866159d606e84f1c68b6de9845799844" name="a866159d606e84f1c68b6de9845799844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866159d606e84f1c68b6de9845799844">&#9670;&#160;</a></span>PSM_FRCE_ON_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a047cf4ae21d8bfb96106d2600c383a7f" name="a047cf4ae21d8bfb96106d2600c383a7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047cf4ae21d8bfb96106d2600c383a7f">&#9670;&#160;</a></span>PSM_FRCE_ON_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad588b9470d0a7480074521001f51f7a5" name="ad588b9470d0a7480074521001f51f7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad588b9470d0a7480074521001f51f7a5">&#9670;&#160;</a></span>PSM_FRCE_ON_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee23f8922038a7f16bbb72b88aabcc33" name="aee23f8922038a7f16bbb72b88aabcc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee23f8922038a7f16bbb72b88aabcc33">&#9670;&#160;</a></span>PSM_FRCE_ON_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c333defa1d36d6d6b687bfe7bfa33c0" name="a4c333defa1d36d6d6b687bfe7bfa33c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c333defa1d36d6d6b687bfe7bfa33c0">&#9670;&#160;</a></span>PSM_FRCE_ON_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a620980cf65b7ed133d9d7cd3c97f0cb4" name="a620980cf65b7ed133d9d7cd3c97f0cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620980cf65b7ed133d9d7cd3c97f0cb4">&#9670;&#160;</a></span>PSM_FRCE_ON_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7edbf858bc040df4391b98fdec7847d8" name="a7edbf858bc040df4391b98fdec7847d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edbf858bc040df4391b98fdec7847d8">&#9670;&#160;</a></span>PSM_FRCE_ON_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad381f47c0145348b707423f8ef5a6636" name="ad381f47c0145348b707423f8ef5a6636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad381f47c0145348b707423f8ef5a6636">&#9670;&#160;</a></span>PSM_FRCE_ON_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SIO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d3e5858af36bcfba271ca3848130a6" name="a62d3e5858af36bcfba271ca3848130a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d3e5858af36bcfba271ca3848130a6">&#9670;&#160;</a></span>PSM_FRCE_ON_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab26a396dc79644f00a8e561a21696a9e" name="ab26a396dc79644f00a8e561a21696a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26a396dc79644f00a8e561a21696a9e">&#9670;&#160;</a></span>PSM_FRCE_ON_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a023b7966412ba0e1332847b64f2bf374" name="a023b7966412ba0e1332847b64f2bf374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023b7966412ba0e1332847b64f2bf374">&#9670;&#160;</a></span>PSM_FRCE_ON_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12fddaa762c5bdd9d6ce01627c9d823a" name="a12fddaa762c5bdd9d6ce01627c9d823a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fddaa762c5bdd9d6ce01627c9d823a">&#9670;&#160;</a></span>PSM_FRCE_ON_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f29b2a94c1eb932283e6b0bc2e7b6b" name="a09f29b2a94c1eb932283e6b0bc2e7b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f29b2a94c1eb932283e6b0bc2e7b6b">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bf077f31983bd8cd91a384a0fc70923" name="a4bf077f31983bd8cd91a384a0fc70923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf077f31983bd8cd91a384a0fc70923">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a264be0183a17a36e735a89f1fa42a871" name="a264be0183a17a36e735a89f1fa42a871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264be0183a17a36e735a89f1fa42a871">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2633f5339d3bcb48c00bf06a3c4a4349" name="a2633f5339d3bcb48c00bf06a3c4a4349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2633f5339d3bcb48c00bf06a3c4a4349">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87c476197050bafcf14e69db5d76ae8" name="ae87c476197050bafcf14e69db5d76ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87c476197050bafcf14e69db5d76ae8">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf28a77a7d7af353aab515e3fe98edea" name="abf28a77a7d7af353aab515e3fe98edea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf28a77a7d7af353aab515e3fe98edea">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a495b103d1fbc7b856ddd03532e2dc572" name="a495b103d1fbc7b856ddd03532e2dc572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495b103d1fbc7b856ddd03532e2dc572">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac63cea7d356f86602c8c248ec8b9ed7c" name="ac63cea7d356f86602c8c248ec8b9ed7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63cea7d356f86602c8c248ec8b9ed7c">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab74cf0bd53025d9ccd90d4f18d0d6c1a" name="ab74cf0bd53025d9ccd90d4f18d0d6c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74cf0bd53025d9ccd90d4f18d0d6c1a">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a246c9ea32fd747fe068f3894db2871c6" name="a246c9ea32fd747fe068f3894db2871c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a246c9ea32fd747fe068f3894db2871c6">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3928a70e9c88fc0a0c6fc9e69e93121" name="af3928a70e9c88fc0a0c6fc9e69e93121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3928a70e9c88fc0a0c6fc9e69e93121">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7b2722746872309247a165b20cf6e1d" name="ad7b2722746872309247a165b20cf6e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b2722746872309247a165b20cf6e1d">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87781b59937c530828c8c2edfa73eda0" name="a87781b59937c530828c8c2edfa73eda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87781b59937c530828c8c2edfa73eda0">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e61542692f75b7f7d52b3b189ecf3a" name="af2e61542692f75b7f7d52b3b189ecf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e61542692f75b7f7d52b3b189ecf3a">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8353d4d6c984a9d8664c570f767afd8" name="ae8353d4d6c984a9d8664c570f767afd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8353d4d6c984a9d8664c570f767afd8">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab30c0ee158f187efc5d4b71c6d76210a" name="ab30c0ee158f187efc5d4b71c6d76210a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30c0ee158f187efc5d4b71c6d76210a">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fb8914dfb7578f1ac5e586865b1ecd1" name="a9fb8914dfb7578f1ac5e586865b1ecd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb8914dfb7578f1ac5e586865b1ecd1">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01bb40fe096c63f9b5fd8630ab7a187b" name="a01bb40fe096c63f9b5fd8630ab7a187b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bb40fe096c63f9b5fd8630ab7a187b">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb0727a31396a20e5535a55afec25ace" name="acb0727a31396a20e5535a55afec25ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0727a31396a20e5535a55afec25ace">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15eaa918cc0249857b124320ec9ee9eb" name="a15eaa918cc0249857b124320ec9ee9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15eaa918cc0249857b124320ec9ee9eb">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68e903d408e925e934dbd4f4801da3b5" name="a68e903d408e925e934dbd4f4801da3b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e903d408e925e934dbd4f4801da3b5">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3012b481c6bfd33ac64159e4794e5e" name="adb3012b481c6bfd33ac64159e4794e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3012b481c6bfd33ac64159e4794e5e">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f5eafe2f0af23d8b3c79f36afaaf7d2" name="a1f5eafe2f0af23d8b3c79f36afaaf7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5eafe2f0af23d8b3c79f36afaaf7d2">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d335889cf1c9d0c3780c29b8cda43f3" name="a0d335889cf1c9d0c3780c29b8cda43f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d335889cf1c9d0c3780c29b8cda43f3">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae12ba1d90cf5b3d4dd5565425646b505" name="ae12ba1d90cf5b3d4dd5565425646b505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12ba1d90cf5b3d4dd5565425646b505">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a829841652917778499dde09591b07971" name="a829841652917778499dde09591b07971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829841652917778499dde09591b07971">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c30721ef7037710e5d6a9bf8dd2fe33" name="a9c30721ef7037710e5d6a9bf8dd2fe33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c30721ef7037710e5d6a9bf8dd2fe33">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeaa3ede4142e078b6e8fc094aa7543e" name="afeaa3ede4142e078b6e8fc094aa7543e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeaa3ede4142e078b6e8fc094aa7543e">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab824cb0eaf771152007f34805bb51ea0" name="ab824cb0eaf771152007f34805bb51ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab824cb0eaf771152007f34805bb51ea0">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9111101a261e715c28d7c2b519f27cab" name="a9111101a261e715c28d7c2b519f27cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9111101a261e715c28d7c2b519f27cab">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd7fcfb9e9c909321c9f3dcccb31ded" name="a4bd7fcfb9e9c909321c9f3dcccb31ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd7fcfb9e9c909321c9f3dcccb31ded">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea66aaed8d4d4b1688fa6ce36d290ee5" name="aea66aaed8d4d4b1688fa6ce36d290ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea66aaed8d4d4b1688fa6ce36d290ee5">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ec3b11f30769c7ceb30fde897380bc" name="a60ec3b11f30769c7ceb30fde897380bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ec3b11f30769c7ceb30fde897380bc">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0568da4ff54b433148294151f690f3b4" name="a0568da4ff54b433148294151f690f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0568da4ff54b433148294151f690f3b4">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ae95044b38887f2bd58ee422ad668e" name="a04ae95044b38887f2bd58ee422ad668e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ae95044b38887f2bd58ee422ad668e">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01bb61ec2f5a2667adc4cc10134b66db" name="a01bb61ec2f5a2667adc4cc10134b66db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bb61ec2f5a2667adc4cc10134b66db">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f791610b388a0d6375cedff77b0b9bd" name="a1f791610b388a0d6375cedff77b0b9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f791610b388a0d6375cedff77b0b9bd">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8a5cf56fe2e0955c23a38df3a363ef" name="aca8a5cf56fe2e0955c23a38df3a363ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8a5cf56fe2e0955c23a38df3a363ef">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7392da9fae270a9e2aedaa67e72d745d" name="a7392da9fae270a9e2aedaa67e72d745d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7392da9fae270a9e2aedaa67e72d745d">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4043e9a3385310c95731ba9380eb6c19" name="a4043e9a3385310c95731ba9380eb6c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4043e9a3385310c95731ba9380eb6c19">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7747a4981ac0e5edd035f93c56a86514" name="a7747a4981ac0e5edd035f93c56a86514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7747a4981ac0e5edd035f93c56a86514">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46981e76d80c8fa0e39ad068f775c9c" name="ac46981e76d80c8fa0e39ad068f775c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46981e76d80c8fa0e39ad068f775c9c">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f62f305ab9ebd3cd2b44dc9e86b46c9" name="a1f62f305ab9ebd3cd2b44dc9e86b46c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f62f305ab9ebd3cd2b44dc9e86b46c9">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c00e06d22411c5efca114d8389abee4" name="a3c00e06d22411c5efca114d8389abee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c00e06d22411c5efca114d8389abee4">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b381f609d562cb36abd080fd2515bec" name="a6b381f609d562cb36abd080fd2515bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b381f609d562cb36abd080fd2515bec">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6574c1e6f0c9aa6981a1e2d5e9745d82" name="a6574c1e6f0c9aa6981a1e2d5e9745d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6574c1e6f0c9aa6981a1e2d5e9745d82">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5e04575972974be16be9ce580e6ef19" name="af5e04575972974be16be9ce580e6ef19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e04575972974be16be9ce580e6ef19">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67745b7279339c8aad83d22b31ae8336" name="a67745b7279339c8aad83d22b31ae8336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67745b7279339c8aad83d22b31ae8336">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ac8b13f986a933b1f52a61cb2228e7f" name="a0ac8b13f986a933b1f52a61cb2228e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac8b13f986a933b1f52a61cb2228e7f">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a077fdd03bffaf22caa6a15c2f4614db9" name="a077fdd03bffaf22caa6a15c2f4614db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077fdd03bffaf22caa6a15c2f4614db9">&#9670;&#160;</a></span>PSM_FRCE_ON_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ff40d600a0f9e652240a4fcbf9f17f8" name="a0ff40d600a0f9e652240a4fcbf9f17f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ff40d600a0f9e652240a4fcbf9f17f8">&#9670;&#160;</a></span>PSM_FRCE_ON_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XIP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add53884b9e9b36fd3f8d3575da6f6212" name="add53884b9e9b36fd3f8d3575da6f6212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add53884b9e9b36fd3f8d3575da6f6212">&#9670;&#160;</a></span>PSM_FRCE_ON_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad29625b63b5f2e41b7db7fe5b056f56d" name="ad29625b63b5f2e41b7db7fe5b056f56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29625b63b5f2e41b7db7fe5b056f56d">&#9670;&#160;</a></span>PSM_FRCE_ON_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44dade683c022ad57c351c9d632011cb" name="a44dade683c022ad57c351c9d632011cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44dade683c022ad57c351c9d632011cb">&#9670;&#160;</a></span>PSM_FRCE_ON_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b1a0defbace5a608f63bd1633613df7" name="a4b1a0defbace5a608f63bd1633613df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1a0defbace5a608f63bd1633613df7">&#9670;&#160;</a></span>PSM_FRCE_ON_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9284d89de1d1b56cb0cdd49d3bc134fd" name="a9284d89de1d1b56cb0cdd49d3bc134fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9284d89de1d1b56cb0cdd49d3bc134fd">&#9670;&#160;</a></span>PSM_FRCE_ON_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XOSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5120358c59ff200b7451d6a485dfef1" name="ac5120358c59ff200b7451d6a485dfef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5120358c59ff200b7451d6a485dfef1">&#9670;&#160;</a></span>PSM_FRCE_ON_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf3e65cc3703a9d2e9e04c631f864763" name="acf3e65cc3703a9d2e9e04c631f864763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3e65cc3703a9d2e9e04c631f864763">&#9670;&#160;</a></span>PSM_FRCE_ON_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfa2fae4f5cb958b5f4a4d56b485756d" name="abfa2fae4f5cb958b5f4a4d56b485756d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa2fae4f5cb958b5f4a4d56b485756d">&#9670;&#160;</a></span>PSM_FRCE_ON_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d9286c85f459a20903f66e6beda137f" name="a4d9286c85f459a20903f66e6beda137f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9286c85f459a20903f66e6beda137f">&#9670;&#160;</a></span>PSM_FRCE_ON_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_FRCE_ON_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f7c2a71dc1b823097c012473fc5db05" name="a9f7c2a71dc1b823097c012473fc5db05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7c2a71dc1b823097c012473fc5db05">&#9670;&#160;</a></span>PSM_WDSEL_ACCESSCTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ACCESSCTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adccced12b6f45bc61adce9b517b642bb" name="adccced12b6f45bc61adce9b517b642bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adccced12b6f45bc61adce9b517b642bb">&#9670;&#160;</a></span>PSM_WDSEL_ACCESSCTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ACCESSCTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab11bce811896529d5ce4898cb9e17f82" name="ab11bce811896529d5ce4898cb9e17f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11bce811896529d5ce4898cb9e17f82">&#9670;&#160;</a></span>PSM_WDSEL_ACCESSCTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ACCESSCTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe30ac91455102d83dfb5d670017b4b1" name="afe30ac91455102d83dfb5d670017b4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe30ac91455102d83dfb5d670017b4b1">&#9670;&#160;</a></span>PSM_WDSEL_ACCESSCTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ACCESSCTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aade4aaaa444f312486f548307aba0fc7" name="aade4aaaa444f312486f548307aba0fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade4aaaa444f312486f548307aba0fc7">&#9670;&#160;</a></span>PSM_WDSEL_ACCESSCTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ACCESSCTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa75864153e018b534630ce581f6fb319" name="aa75864153e018b534630ce581f6fb319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75864153e018b534630ce581f6fb319">&#9670;&#160;</a></span>PSM_WDSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad05ad28a228acccb186b4e9255598257" name="ad05ad28a228acccb186b4e9255598257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05ad28a228acccb186b4e9255598257">&#9670;&#160;</a></span>PSM_WDSEL_BOOTRAM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BOOTRAM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2366eb2cfeaad5f5db80eb9b1ac6ab61" name="a2366eb2cfeaad5f5db80eb9b1ac6ab61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2366eb2cfeaad5f5db80eb9b1ac6ab61">&#9670;&#160;</a></span>PSM_WDSEL_BOOTRAM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BOOTRAM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a919ab82cef42a9068de00414b9f7d0d9" name="a919ab82cef42a9068de00414b9f7d0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919ab82cef42a9068de00414b9f7d0d9">&#9670;&#160;</a></span>PSM_WDSEL_BOOTRAM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BOOTRAM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac57e41d46dfdfd5003e655fe0f3b99b1" name="ac57e41d46dfdfd5003e655fe0f3b99b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57e41d46dfdfd5003e655fe0f3b99b1">&#9670;&#160;</a></span>PSM_WDSEL_BOOTRAM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BOOTRAM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9178c4d667283092afbade815f8d187c" name="a9178c4d667283092afbade815f8d187c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9178c4d667283092afbade815f8d187c">&#9670;&#160;</a></span>PSM_WDSEL_BOOTRAM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BOOTRAM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aa2b69c6d875026aa0de6ee0aebc7f3" name="a3aa2b69c6d875026aa0de6ee0aebc7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa2b69c6d875026aa0de6ee0aebc7f3">&#9670;&#160;</a></span>PSM_WDSEL_BUSFABRIC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BUSFABRIC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab324a34c8f654f7cdfb817f9687b7d0d" name="ab324a34c8f654f7cdfb817f9687b7d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab324a34c8f654f7cdfb817f9687b7d0d">&#9670;&#160;</a></span>PSM_WDSEL_BUSFABRIC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BUSFABRIC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab461d2685bd5129fd588fd8704f22972" name="ab461d2685bd5129fd588fd8704f22972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab461d2685bd5129fd588fd8704f22972">&#9670;&#160;</a></span>PSM_WDSEL_BUSFABRIC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BUSFABRIC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcd26cc3147c0684816d9134cb72eb41" name="abcd26cc3147c0684816d9134cb72eb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd26cc3147c0684816d9134cb72eb41">&#9670;&#160;</a></span>PSM_WDSEL_BUSFABRIC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BUSFABRIC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2deb6f50674118efd1165755fcd87f77" name="a2deb6f50674118efd1165755fcd87f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2deb6f50674118efd1165755fcd87f77">&#9670;&#160;</a></span>PSM_WDSEL_BUSFABRIC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_BUSFABRIC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a788026d55af0b85008763e18d4f89" name="a77a788026d55af0b85008763e18d4f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a788026d55af0b85008763e18d4f89">&#9670;&#160;</a></span>PSM_WDSEL_CLOCKS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_CLOCKS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7101ef002da4ee03118f2b7a623893d" name="aa7101ef002da4ee03118f2b7a623893d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7101ef002da4ee03118f2b7a623893d">&#9670;&#160;</a></span>PSM_WDSEL_CLOCKS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_CLOCKS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e0ee78c70a05780fcb734b5b7616a00" name="a0e0ee78c70a05780fcb734b5b7616a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e0ee78c70a05780fcb734b5b7616a00">&#9670;&#160;</a></span>PSM_WDSEL_CLOCKS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_CLOCKS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59382b41d14b83aaaef1d8b22691a123" name="a59382b41d14b83aaaef1d8b22691a123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59382b41d14b83aaaef1d8b22691a123">&#9670;&#160;</a></span>PSM_WDSEL_CLOCKS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_CLOCKS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abef9b670549c276ff30a6603764256b8" name="abef9b670549c276ff30a6603764256b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef9b670549c276ff30a6603764256b8">&#9670;&#160;</a></span>PSM_WDSEL_CLOCKS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_CLOCKS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa91d79c5a3e8df04a3d0e09cb4f46aff" name="aa91d79c5a3e8df04a3d0e09cb4f46aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa91d79c5a3e8df04a3d0e09cb4f46aff">&#9670;&#160;</a></span>PSM_WDSEL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b5f591d592d8446b539a57b153e3f37" name="a6b5f591d592d8446b539a57b153e3f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5f591d592d8446b539a57b153e3f37">&#9670;&#160;</a></span>PSM_WDSEL_OTP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_OTP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644ed604bfb2b468453b4f0a9aff9653" name="a644ed604bfb2b468453b4f0a9aff9653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644ed604bfb2b468453b4f0a9aff9653">&#9670;&#160;</a></span>PSM_WDSEL_OTP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_OTP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d6c77162199a7fdd7425152a18b49a" name="a48d6c77162199a7fdd7425152a18b49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d6c77162199a7fdd7425152a18b49a">&#9670;&#160;</a></span>PSM_WDSEL_OTP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_OTP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50b10f3c8e8b51eab95e4f9be862f54f" name="a50b10f3c8e8b51eab95e4f9be862f54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b10f3c8e8b51eab95e4f9be862f54f">&#9670;&#160;</a></span>PSM_WDSEL_OTP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_OTP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a442f608f2b4d877f90ebf3e7259e22ce" name="a442f608f2b4d877f90ebf3e7259e22ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442f608f2b4d877f90ebf3e7259e22ce">&#9670;&#160;</a></span>PSM_WDSEL_OTP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_OTP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b84908f56e03510a6a40f726525c612" name="a0b84908f56e03510a6a40f726525c612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b84908f56e03510a6a40f726525c612">&#9670;&#160;</a></span>PSM_WDSEL_PROC0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff58fe84cee8012a14b478ee93af0887" name="aff58fe84cee8012a14b478ee93af0887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff58fe84cee8012a14b478ee93af0887">&#9670;&#160;</a></span>PSM_WDSEL_PROC0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a487273a290ac73a9c107348a19dcb476" name="a487273a290ac73a9c107348a19dcb476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487273a290ac73a9c107348a19dcb476">&#9670;&#160;</a></span>PSM_WDSEL_PROC0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12c19ab61a17eb0b30afec62864e2d38" name="a12c19ab61a17eb0b30afec62864e2d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c19ab61a17eb0b30afec62864e2d38">&#9670;&#160;</a></span>PSM_WDSEL_PROC0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bacf489cd8286961b23a2018c606a97" name="a3bacf489cd8286961b23a2018c606a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bacf489cd8286961b23a2018c606a97">&#9670;&#160;</a></span>PSM_WDSEL_PROC0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1cc4a5378db03f2b2c9f355dcc34054" name="af1cc4a5378db03f2b2c9f355dcc34054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cc4a5378db03f2b2c9f355dcc34054">&#9670;&#160;</a></span>PSM_WDSEL_PROC1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab05dbdf01fee22dc20f318aac50f2e9c" name="ab05dbdf01fee22dc20f318aac50f2e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05dbdf01fee22dc20f318aac50f2e9c">&#9670;&#160;</a></span>PSM_WDSEL_PROC1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f90c791d696ab075292a6f7dfa3b77" name="a36f90c791d696ab075292a6f7dfa3b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f90c791d696ab075292a6f7dfa3b77">&#9670;&#160;</a></span>PSM_WDSEL_PROC1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4577a30557eb4c770767592763a48cc9" name="a4577a30557eb4c770767592763a48cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4577a30557eb4c770767592763a48cc9">&#9670;&#160;</a></span>PSM_WDSEL_PROC1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9085622747afdd4473483670240f263c" name="a9085622747afdd4473483670240f263c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9085622747afdd4473483670240f263c">&#9670;&#160;</a></span>PSM_WDSEL_PROC1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf2e9c88cb391b4cf06c5d9759204762" name="abf2e9c88cb391b4cf06c5d9759204762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2e9c88cb391b4cf06c5d9759204762">&#9670;&#160;</a></span>PSM_WDSEL_PROC_COLD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC_COLD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1ab4311169a74a30b9c9a7ef9603a71" name="ad1ab4311169a74a30b9c9a7ef9603a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ab4311169a74a30b9c9a7ef9603a71">&#9670;&#160;</a></span>PSM_WDSEL_PROC_COLD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC_COLD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c4980ed3ef823c419608cb8252feb2" name="a55c4980ed3ef823c419608cb8252feb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c4980ed3ef823c419608cb8252feb2">&#9670;&#160;</a></span>PSM_WDSEL_PROC_COLD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC_COLD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa740ccda33c7713aa6ea4e7b838441ee" name="aa740ccda33c7713aa6ea4e7b838441ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa740ccda33c7713aa6ea4e7b838441ee">&#9670;&#160;</a></span>PSM_WDSEL_PROC_COLD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC_COLD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f89c23db3e8c7a80eaa2cb9e76c7990" name="a5f89c23db3e8c7a80eaa2cb9e76c7990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f89c23db3e8c7a80eaa2cb9e76c7990">&#9670;&#160;</a></span>PSM_WDSEL_PROC_COLD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PROC_COLD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b6e53a95a41d46895650bdc5dbe3a23" name="a6b6e53a95a41d46895650bdc5dbe3a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6e53a95a41d46895650bdc5dbe3a23">&#9670;&#160;</a></span>PSM_WDSEL_PSM_READY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PSM_READY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec83fd32037c255ad7053ad32bd52bb9" name="aec83fd32037c255ad7053ad32bd52bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec83fd32037c255ad7053ad32bd52bb9">&#9670;&#160;</a></span>PSM_WDSEL_PSM_READY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PSM_READY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62c78c27d2ee73830118a3fb5872a946" name="a62c78c27d2ee73830118a3fb5872a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c78c27d2ee73830118a3fb5872a946">&#9670;&#160;</a></span>PSM_WDSEL_PSM_READY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PSM_READY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b0e300ff278acab5f341270d6d3af8d" name="a0b0e300ff278acab5f341270d6d3af8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b0e300ff278acab5f341270d6d3af8d">&#9670;&#160;</a></span>PSM_WDSEL_PSM_READY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PSM_READY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff111c7a66ce667d180ae361df15d680" name="aff111c7a66ce667d180ae361df15d680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff111c7a66ce667d180ae361df15d680">&#9670;&#160;</a></span>PSM_WDSEL_PSM_READY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_PSM_READY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad212a288cb0ff349f31e286495e99570" name="ad212a288cb0ff349f31e286495e99570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad212a288cb0ff349f31e286495e99570">&#9670;&#160;</a></span>PSM_WDSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a537e704a3972ec3b4eeb98bc11783687" name="a537e704a3972ec3b4eeb98bc11783687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537e704a3972ec3b4eeb98bc11783687">&#9670;&#160;</a></span>PSM_WDSEL_RESETS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_RESETS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1676cd5b083ba5c2c49c492d3c024f3" name="ad1676cd5b083ba5c2c49c492d3c024f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1676cd5b083ba5c2c49c492d3c024f3">&#9670;&#160;</a></span>PSM_WDSEL_RESETS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_RESETS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a871757a54f8e8006c352c17060e42845" name="a871757a54f8e8006c352c17060e42845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871757a54f8e8006c352c17060e42845">&#9670;&#160;</a></span>PSM_WDSEL_RESETS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_RESETS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2858677bf08b764c10b462836225b0e7" name="a2858677bf08b764c10b462836225b0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2858677bf08b764c10b462836225b0e7">&#9670;&#160;</a></span>PSM_WDSEL_RESETS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_RESETS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1e452335154b6a14770f3f740fb5dce" name="ad1e452335154b6a14770f3f740fb5dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e452335154b6a14770f3f740fb5dce">&#9670;&#160;</a></span>PSM_WDSEL_RESETS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_RESETS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cadc6a9928ec5ba1a3498597e34fcdd" name="a9cadc6a9928ec5ba1a3498597e34fcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cadc6a9928ec5ba1a3498597e34fcdd">&#9670;&#160;</a></span>PSM_WDSEL_ROM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f9513c5ac64fee5c1944ac99395503" name="af4f9513c5ac64fee5c1944ac99395503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f9513c5ac64fee5c1944ac99395503">&#9670;&#160;</a></span>PSM_WDSEL_ROM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a906f70371567d07565d1b2d7e05153ad" name="a906f70371567d07565d1b2d7e05153ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906f70371567d07565d1b2d7e05153ad">&#9670;&#160;</a></span>PSM_WDSEL_ROM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25fc6f11d799c95fe6f0b8f217984368" name="a25fc6f11d799c95fe6f0b8f217984368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25fc6f11d799c95fe6f0b8f217984368">&#9670;&#160;</a></span>PSM_WDSEL_ROM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a871d049edc5e3655a37556fdf5bb31ce" name="a871d049edc5e3655a37556fdf5bb31ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871d049edc5e3655a37556fdf5bb31ce">&#9670;&#160;</a></span>PSM_WDSEL_ROM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d78eda20ff89f331cba13e516b6028a" name="a5d78eda20ff89f331cba13e516b6028a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d78eda20ff89f331cba13e516b6028a">&#9670;&#160;</a></span>PSM_WDSEL_ROSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afddc386409ea3fa258975579752e438a" name="afddc386409ea3fa258975579752e438a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afddc386409ea3fa258975579752e438a">&#9670;&#160;</a></span>PSM_WDSEL_ROSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a082d118dcc560cefa38509b99bc000d0" name="a082d118dcc560cefa38509b99bc000d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082d118dcc560cefa38509b99bc000d0">&#9670;&#160;</a></span>PSM_WDSEL_ROSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8b5690579062850188c3c92272cc475" name="ac8b5690579062850188c3c92272cc475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b5690579062850188c3c92272cc475">&#9670;&#160;</a></span>PSM_WDSEL_ROSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74baadf5e5022c48eab8de11f6d1af33" name="a74baadf5e5022c48eab8de11f6d1af33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74baadf5e5022c48eab8de11f6d1af33">&#9670;&#160;</a></span>PSM_WDSEL_ROSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_ROSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86b7df40d535301511c6912265cea267" name="a86b7df40d535301511c6912265cea267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b7df40d535301511c6912265cea267">&#9670;&#160;</a></span>PSM_WDSEL_SIO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SIO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51c242f796734c88de32e5e4534e9290" name="a51c242f796734c88de32e5e4534e9290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c242f796734c88de32e5e4534e9290">&#9670;&#160;</a></span>PSM_WDSEL_SIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SIO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c73c8e36a59b2028492c9573cd4a7d" name="a63c73c8e36a59b2028492c9573cd4a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c73c8e36a59b2028492c9573cd4a7d">&#9670;&#160;</a></span>PSM_WDSEL_SIO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SIO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e5155d0d205b82b5d08b3a4801d0315" name="a6e5155d0d205b82b5d08b3a4801d0315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5155d0d205b82b5d08b3a4801d0315">&#9670;&#160;</a></span>PSM_WDSEL_SIO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SIO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5b29e7542619f96a5ca894864f8cee0" name="ac5b29e7542619f96a5ca894864f8cee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b29e7542619f96a5ca894864f8cee0">&#9670;&#160;</a></span>PSM_WDSEL_SIO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SIO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2a991236179dcb262542b6e4f8d2957" name="ac2a991236179dcb262542b6e4f8d2957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a991236179dcb262542b6e4f8d2957">&#9670;&#160;</a></span>PSM_WDSEL_SRAM0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34e78f718e14eb9d23047a253f8f6b40" name="a34e78f718e14eb9d23047a253f8f6b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e78f718e14eb9d23047a253f8f6b40">&#9670;&#160;</a></span>PSM_WDSEL_SRAM0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f183e4d48253ff85b40e5451da97c75" name="a5f183e4d48253ff85b40e5451da97c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f183e4d48253ff85b40e5451da97c75">&#9670;&#160;</a></span>PSM_WDSEL_SRAM0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559e5d70a4859938f93a83f7e385f9c9" name="a559e5d70a4859938f93a83f7e385f9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559e5d70a4859938f93a83f7e385f9c9">&#9670;&#160;</a></span>PSM_WDSEL_SRAM0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5855c49fe18b3f4ced1113ed49f8a78c" name="a5855c49fe18b3f4ced1113ed49f8a78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5855c49fe18b3f4ced1113ed49f8a78c">&#9670;&#160;</a></span>PSM_WDSEL_SRAM0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80a70eedebe445d024c8b8761c1b6610" name="a80a70eedebe445d024c8b8761c1b6610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a70eedebe445d024c8b8761c1b6610">&#9670;&#160;</a></span>PSM_WDSEL_SRAM1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a946d98c58f65daf05102fe4acf0f4c91" name="a946d98c58f65daf05102fe4acf0f4c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946d98c58f65daf05102fe4acf0f4c91">&#9670;&#160;</a></span>PSM_WDSEL_SRAM1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3ce1243bc2284921c261c3c1bd7eba" name="adb3ce1243bc2284921c261c3c1bd7eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3ce1243bc2284921c261c3c1bd7eba">&#9670;&#160;</a></span>PSM_WDSEL_SRAM1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab248a452e07bc37e3843455b1ace75d5" name="ab248a452e07bc37e3843455b1ace75d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab248a452e07bc37e3843455b1ace75d5">&#9670;&#160;</a></span>PSM_WDSEL_SRAM1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc63383eac6a5f0d13758cd5a9824eea" name="adc63383eac6a5f0d13758cd5a9824eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc63383eac6a5f0d13758cd5a9824eea">&#9670;&#160;</a></span>PSM_WDSEL_SRAM1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0302536ba2ca74950590168e9d34af38" name="a0302536ba2ca74950590168e9d34af38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0302536ba2ca74950590168e9d34af38">&#9670;&#160;</a></span>PSM_WDSEL_SRAM2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM2_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a806c5b670b715737fe6559e7d45da994" name="a806c5b670b715737fe6559e7d45da994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806c5b670b715737fe6559e7d45da994">&#9670;&#160;</a></span>PSM_WDSEL_SRAM2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf7dd413197bad0ac27c2810e55fb558" name="aaf7dd413197bad0ac27c2810e55fb558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7dd413197bad0ac27c2810e55fb558">&#9670;&#160;</a></span>PSM_WDSEL_SRAM2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27dbaa562499fd812b69b7898903cf40" name="a27dbaa562499fd812b69b7898903cf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27dbaa562499fd812b69b7898903cf40">&#9670;&#160;</a></span>PSM_WDSEL_SRAM2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3c95cbd4765d8db55df0e8444a3c5f5" name="ad3c95cbd4765d8db55df0e8444a3c5f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c95cbd4765d8db55df0e8444a3c5f5">&#9670;&#160;</a></span>PSM_WDSEL_SRAM2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8e04ded55c964d92434a69c0340d8d4" name="ab8e04ded55c964d92434a69c0340d8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e04ded55c964d92434a69c0340d8d4">&#9670;&#160;</a></span>PSM_WDSEL_SRAM3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM3_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6674bc96845527a3fa7de77e5c0b87e" name="ad6674bc96845527a3fa7de77e5c0b87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6674bc96845527a3fa7de77e5c0b87e">&#9670;&#160;</a></span>PSM_WDSEL_SRAM3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06cabb75a8e6f815cd80857db22bb8ad" name="a06cabb75a8e6f815cd80857db22bb8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cabb75a8e6f815cd80857db22bb8ad">&#9670;&#160;</a></span>PSM_WDSEL_SRAM3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad338433770acee47aa05ef8f7fc31943" name="ad338433770acee47aa05ef8f7fc31943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad338433770acee47aa05ef8f7fc31943">&#9670;&#160;</a></span>PSM_WDSEL_SRAM3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84303d1431d5f75037c13b3455168613" name="a84303d1431d5f75037c13b3455168613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84303d1431d5f75037c13b3455168613">&#9670;&#160;</a></span>PSM_WDSEL_SRAM3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a236ace591a82c9b9c00a02755243173f" name="a236ace591a82c9b9c00a02755243173f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236ace591a82c9b9c00a02755243173f">&#9670;&#160;</a></span>PSM_WDSEL_SRAM4_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM4_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed30ebb9309bf7e95c1e3c68955c1566" name="aed30ebb9309bf7e95c1e3c68955c1566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed30ebb9309bf7e95c1e3c68955c1566">&#9670;&#160;</a></span>PSM_WDSEL_SRAM4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM4_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae603581f7baf7b499e9faca7d722929e" name="ae603581f7baf7b499e9faca7d722929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae603581f7baf7b499e9faca7d722929e">&#9670;&#160;</a></span>PSM_WDSEL_SRAM4_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM4_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67833b3dea937a6baed3ed361d2a691c" name="a67833b3dea937a6baed3ed361d2a691c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67833b3dea937a6baed3ed361d2a691c">&#9670;&#160;</a></span>PSM_WDSEL_SRAM4_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM4_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53d28b4390d79b5a3e6c8f6cbcb8fb4a" name="a53d28b4390d79b5a3e6c8f6cbcb8fb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d28b4390d79b5a3e6c8f6cbcb8fb4a">&#9670;&#160;</a></span>PSM_WDSEL_SRAM4_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM4_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad955782d46ec9d3314f78b1d24c1ce5a" name="ad955782d46ec9d3314f78b1d24c1ce5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad955782d46ec9d3314f78b1d24c1ce5a">&#9670;&#160;</a></span>PSM_WDSEL_SRAM5_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM5_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17216ae604ff088e4b54424f2668da59" name="a17216ae604ff088e4b54424f2668da59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17216ae604ff088e4b54424f2668da59">&#9670;&#160;</a></span>PSM_WDSEL_SRAM5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM5_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a473c1c5f9d3e3d14c2c9d61decfd2eae" name="a473c1c5f9d3e3d14c2c9d61decfd2eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473c1c5f9d3e3d14c2c9d61decfd2eae">&#9670;&#160;</a></span>PSM_WDSEL_SRAM5_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM5_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a532d53e3e4678f1777be9616947018ec" name="a532d53e3e4678f1777be9616947018ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532d53e3e4678f1777be9616947018ec">&#9670;&#160;</a></span>PSM_WDSEL_SRAM5_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM5_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad68fe2b6da018176e1eaef09d4906548" name="ad68fe2b6da018176e1eaef09d4906548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68fe2b6da018176e1eaef09d4906548">&#9670;&#160;</a></span>PSM_WDSEL_SRAM5_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM5_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac477d605b942b5fee68ee352cdd2c895" name="ac477d605b942b5fee68ee352cdd2c895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac477d605b942b5fee68ee352cdd2c895">&#9670;&#160;</a></span>PSM_WDSEL_SRAM6_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM6_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99519d58d6c2fead19e4bc53c92498a0" name="a99519d58d6c2fead19e4bc53c92498a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99519d58d6c2fead19e4bc53c92498a0">&#9670;&#160;</a></span>PSM_WDSEL_SRAM6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM6_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a301089004a3ab2f43b2782ebaa70969b" name="a301089004a3ab2f43b2782ebaa70969b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301089004a3ab2f43b2782ebaa70969b">&#9670;&#160;</a></span>PSM_WDSEL_SRAM6_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM6_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6967798c9395a0a40f2f3243a0860bbb" name="a6967798c9395a0a40f2f3243a0860bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6967798c9395a0a40f2f3243a0860bbb">&#9670;&#160;</a></span>PSM_WDSEL_SRAM6_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM6_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51b48922403d9af01be47615997efb25" name="a51b48922403d9af01be47615997efb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b48922403d9af01be47615997efb25">&#9670;&#160;</a></span>PSM_WDSEL_SRAM6_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM6_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff3f10e5835f83e67b2678be160dbf67" name="aff3f10e5835f83e67b2678be160dbf67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3f10e5835f83e67b2678be160dbf67">&#9670;&#160;</a></span>PSM_WDSEL_SRAM7_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM7_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af418fee159ea92fd2cc4fce3e5e4509c" name="af418fee159ea92fd2cc4fce3e5e4509c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af418fee159ea92fd2cc4fce3e5e4509c">&#9670;&#160;</a></span>PSM_WDSEL_SRAM7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM7_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a269751cf5ed399c4cbcee17a745095da" name="a269751cf5ed399c4cbcee17a745095da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269751cf5ed399c4cbcee17a745095da">&#9670;&#160;</a></span>PSM_WDSEL_SRAM7_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM7_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b3aec5210ac2e195434f48810cf77a" name="ab1b3aec5210ac2e195434f48810cf77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b3aec5210ac2e195434f48810cf77a">&#9670;&#160;</a></span>PSM_WDSEL_SRAM7_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM7_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0025b947cf7862ade7922a99a286acbd" name="a0025b947cf7862ade7922a99a286acbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0025b947cf7862ade7922a99a286acbd">&#9670;&#160;</a></span>PSM_WDSEL_SRAM7_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM7_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12ac3367c76435326c70f77531175083" name="a12ac3367c76435326c70f77531175083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12ac3367c76435326c70f77531175083">&#9670;&#160;</a></span>PSM_WDSEL_SRAM8_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM8_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac528ad138d8b795b9dad4ccad9183f6" name="aac528ad138d8b795b9dad4ccad9183f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac528ad138d8b795b9dad4ccad9183f6">&#9670;&#160;</a></span>PSM_WDSEL_SRAM8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM8_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91a2af9f735ab7e8ed97d6e02159a7ee" name="a91a2af9f735ab7e8ed97d6e02159a7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a2af9f735ab7e8ed97d6e02159a7ee">&#9670;&#160;</a></span>PSM_WDSEL_SRAM8_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM8_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed908e80d43a5e99bf4739b8590a8237" name="aed908e80d43a5e99bf4739b8590a8237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed908e80d43a5e99bf4739b8590a8237">&#9670;&#160;</a></span>PSM_WDSEL_SRAM8_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM8_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2e7dd1ae0de1af87d4a20240a9fbd4d" name="aa2e7dd1ae0de1af87d4a20240a9fbd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e7dd1ae0de1af87d4a20240a9fbd4d">&#9670;&#160;</a></span>PSM_WDSEL_SRAM8_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM8_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a395744ea70f24dee8d27ec34e3aaba00" name="a395744ea70f24dee8d27ec34e3aaba00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395744ea70f24dee8d27ec34e3aaba00">&#9670;&#160;</a></span>PSM_WDSEL_SRAM9_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM9_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4917731934a064e9b2393a9315169ee5" name="a4917731934a064e9b2393a9315169ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4917731934a064e9b2393a9315169ee5">&#9670;&#160;</a></span>PSM_WDSEL_SRAM9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM9_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a476e3e424bd7836bb36c75e9b514358c" name="a476e3e424bd7836bb36c75e9b514358c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476e3e424bd7836bb36c75e9b514358c">&#9670;&#160;</a></span>PSM_WDSEL_SRAM9_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM9_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cce97ab0b6b3a06eedacd19cc702a3c" name="a4cce97ab0b6b3a06eedacd19cc702a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cce97ab0b6b3a06eedacd19cc702a3c">&#9670;&#160;</a></span>PSM_WDSEL_SRAM9_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM9_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f420649f5145877528eec09633049cc" name="a6f420649f5145877528eec09633049cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f420649f5145877528eec09633049cc">&#9670;&#160;</a></span>PSM_WDSEL_SRAM9_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_SRAM9_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628cbdee117b5d3f4b208b526d5ba595" name="a628cbdee117b5d3f4b208b526d5ba595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628cbdee117b5d3f4b208b526d5ba595">&#9670;&#160;</a></span>PSM_WDSEL_XIP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XIP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee839334578d3cc25a70ac66ea013cc7" name="aee839334578d3cc25a70ac66ea013cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee839334578d3cc25a70ac66ea013cc7">&#9670;&#160;</a></span>PSM_WDSEL_XIP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XIP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29023aff19571eded53d0cbe1c22b3c9" name="a29023aff19571eded53d0cbe1c22b3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29023aff19571eded53d0cbe1c22b3c9">&#9670;&#160;</a></span>PSM_WDSEL_XIP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XIP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac155be52aac7c9bee5d69d87cfa45581" name="ac155be52aac7c9bee5d69d87cfa45581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac155be52aac7c9bee5d69d87cfa45581">&#9670;&#160;</a></span>PSM_WDSEL_XIP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XIP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fba6066faf0f647620d2b3d2d0b527a" name="a9fba6066faf0f647620d2b3d2d0b527a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fba6066faf0f647620d2b3d2d0b527a">&#9670;&#160;</a></span>PSM_WDSEL_XIP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XIP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37edeb2e0cbbfc413db13f0e25352a64" name="a37edeb2e0cbbfc413db13f0e25352a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37edeb2e0cbbfc413db13f0e25352a64">&#9670;&#160;</a></span>PSM_WDSEL_XOSC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XOSC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2086f1f50fc58de328063eccaf1f6886" name="a2086f1f50fc58de328063eccaf1f6886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2086f1f50fc58de328063eccaf1f6886">&#9670;&#160;</a></span>PSM_WDSEL_XOSC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XOSC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dbab51cda370858221cd680293404e4" name="a9dbab51cda370858221cd680293404e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbab51cda370858221cd680293404e4">&#9670;&#160;</a></span>PSM_WDSEL_XOSC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XOSC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fba882fceb403ba4d2c298e5ae06d43" name="a5fba882fceb403ba4d2c298e5ae06d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fba882fceb403ba4d2c298e5ae06d43">&#9670;&#160;</a></span>PSM_WDSEL_XOSC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XOSC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07cefa0f72cb318747624e038b8bc9ef" name="a07cefa0f72cb318747624e038b8bc9ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cefa0f72cb318747624e038b8bc9ef">&#9670;&#160;</a></span>PSM_WDSEL_XOSC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> PSM_WDSEL_XOSC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2psm_8h.html">psm.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
