--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\sdhd_module_v2\SDHD_module_v2.ise -intstyle ise -e 3 -l 3
-s 5 -xml luma_fir_12bit luma_fir_12bit.ncd -o luma_fir_12bit.twr
luma_fir_12bit.pcf


Design file:              luma_fir_12bit.ncd
Physical constraint file: luma_fir_12bit.pcf
Device,speed:             xc2vp20,-5 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
en_i        |    8.672(R)|   -1.450(R)|clk_i_BUFGP       |   0.000|
luma_i<0>   |    4.360(R)|    0.308(R)|clk_i_BUFGP       |   0.000|
luma_i<10>  |    3.138(R)|    0.664(R)|clk_i_BUFGP       |   0.000|
luma_i<11>  |    3.181(R)|    0.680(R)|clk_i_BUFGP       |   0.000|
luma_i<1>   |    4.248(R)|    0.203(R)|clk_i_BUFGP       |   0.000|
luma_i<2>   |    4.310(R)|    0.407(R)|clk_i_BUFGP       |   0.000|
luma_i<3>   |    4.552(R)|    0.188(R)|clk_i_BUFGP       |   0.000|
luma_i<4>   |    4.560(R)|    0.667(R)|clk_i_BUFGP       |   0.000|
luma_i<5>   |    4.935(R)|    0.424(R)|clk_i_BUFGP       |   0.000|
luma_i<6>   |    4.808(R)|    0.144(R)|clk_i_BUFGP       |   0.000|
luma_i<7>   |    4.275(R)|    0.076(R)|clk_i_BUFGP       |   0.000|
luma_i<8>   |    3.693(R)|    0.652(R)|clk_i_BUFGP       |   0.000|
luma_i<9>   |    3.742(R)|    0.594(R)|clk_i_BUFGP       |   0.000|
sync_reset_i|   14.125(R)|    0.957(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
luma_o<0>   |    5.206(R)|clk_i_BUFGP       |   0.000|
luma_o<1>   |    5.198(R)|clk_i_BUFGP       |   0.000|
luma_o<2>   |    5.219(R)|clk_i_BUFGP       |   0.000|
luma_o<3>   |    5.266(R)|clk_i_BUFGP       |   0.000|
luma_o<4>   |    5.232(R)|clk_i_BUFGP       |   0.000|
luma_o<5>   |    5.236(R)|clk_i_BUFGP       |   0.000|
luma_o<6>   |    5.227(R)|clk_i_BUFGP       |   0.000|
luma_o<7>   |    5.249(R)|clk_i_BUFGP       |   0.000|
luma_o<8>   |    5.239(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   15.357|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Thu Dec 01 16:32:47 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 125 MB
