PPA Report for decoder_delay.v (Module: decoder_delay)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 18
IO Count: 11
Cell Count: 55

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1078.75 MHz
Reg-to-Reg Critical Path Delay: 0.808 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
