{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530996933935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530996933936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 07 22:55:33 2018 " "Processing started: Sat Jul 07 22:55:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530996933936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530996933936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530996933936 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530996934382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-EUSART " "Found design unit 1: UART-EUSART" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996934991 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996934991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996934991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-UART_RECEIVE " "Found design unit 1: UART_RX-UART_RECEIVE" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996934994 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996934994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996934994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-UART_TRANSMIT " "Found design unit 1: UART_TX-UART_TRANSMIT" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996934998 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996934998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996934998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file baudrate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BAUDRATE-BAUD " "Found design unit 1: BAUDRATE-BAUD" {  } { { "BAUDRATE.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/BAUDRATE.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996935001 ""} { "Info" "ISGN_ENTITY_NAME" "1 BAUDRATE " "Found entity 1: BAUDRATE" {  } { { "BAUDRATE.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/BAUDRATE.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996935001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996935001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_mods.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file uart_mods.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_MODs " "Found design unit 1: UART_MODs" {  } { { "UART_MODs.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_MODs.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530996935005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530996935005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530996935047 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RATE UART.vhdl(31) " "VHDL Signal Declaration warning at UART.vhdl(31): used explicit default value for signal \"RATE\" because signal was never assigned a value" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1530996935049 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:Tx_MOD " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:Tx_MOD\"" {  } { { "UART.vhdl" "Tx_MOD" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530996935216 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN UART_TX.vhdl(40) " "VHDL Process Statement warning at UART_TX.vhdl(40): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GO UART_TX.vhdl(43) " "VHDL Process Statement warning at UART_TX.vhdl(43): signal \"GO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA UART_TX.vhdl(46) " "VHDL Process Statement warning at UART_TX.vhdl(46): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(55) " "VHDL Process Statement warning at UART_TX.vhdl(55): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(58) " "VHDL Process Statement warning at UART_TX.vhdl(58): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(61) " "VHDL Process Statement warning at UART_TX.vhdl(61): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(64) " "VHDL Process Statement warning at UART_TX.vhdl(64): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935217 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(67) " "VHDL Process Statement warning at UART_TX.vhdl(67): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(70) " "VHDL Process Statement warning at UART_TX.vhdl(70): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(73) " "VHDL Process Statement warning at UART_TX.vhdl(73): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(76) " "VHDL Process Statement warning at UART_TX.vhdl(76): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(79) " "VHDL Process Statement warning at UART_TX.vhdl(79): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_TX.vhdl(80) " "VHDL Process Statement warning at UART_TX.vhdl(80): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RDY UART_TX.vhdl(34) " "VHDL Process Statement warning at UART_TX.vhdl(34): inferring latch(es) for signal or variable \"RDY\", which holds its previous value in one or more paths through the process" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX UART_TX.vhdl(34) " "VHDL Process Statement warning at UART_TX.vhdl(34): inferring latch(es) for signal or variable \"TX\", which holds its previous value in one or more paths through the process" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_HOLD UART_TX.vhdl(34) " "VHDL Process Statement warning at UART_TX.vhdl(34): inferring latch(es) for signal or variable \"DATA_HOLD\", which holds its previous value in one or more paths through the process" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[0\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[0\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[1\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[1\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[2\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[2\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935218 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[3\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[3\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[4\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[4\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[5\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[5\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[6\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[6\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[7\] UART_TX.vhdl(34) " "Inferred latch for \"DATA_HOLD\[7\]\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX UART_TX.vhdl(34) " "Inferred latch for \"TX\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDY UART_TX.vhdl(34) " "Inferred latch for \"RDY\" at UART_TX.vhdl(34)" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935219 "|UART|UART_TX:UART_TRANSMIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:Rx_MOD " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:Rx_MOD\"" {  } { { "UART.vhdl" "Rx_MOD" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530996935221 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(28) " "VHDL Process Statement warning at UART_RX.vhd(28): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935222 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN UART_RX.vhd(45) " "VHDL Process Statement warning at UART_RX.vhd(45): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935222 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDY UART_RX.vhd(48) " "VHDL Process Statement warning at UART_RX.vhd(48): signal \"RDY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935222 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN UART_RX.vhd(55) " "VHDL Process Statement warning at UART_RX.vhd(55): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935222 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDY UART_RX.vhd(55) " "VHDL Process Statement warning at UART_RX.vhd(55): signal \"RDY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RCIF UART_RX.vhd(57) " "VHDL Process Statement warning at UART_RX.vhd(57): signal \"RCIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(64) " "VHDL Process Statement warning at UART_RX.vhd(64): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(67) " "VHDL Process Statement warning at UART_RX.vhd(67): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(70) " "VHDL Process Statement warning at UART_RX.vhd(70): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(73) " "VHDL Process Statement warning at UART_RX.vhd(73): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(76) " "VHDL Process Statement warning at UART_RX.vhd(76): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(79) " "VHDL Process Statement warning at UART_RX.vhd(79): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(82) " "VHDL Process Statement warning at UART_RX.vhd(82): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX UART_RX.vhd(85) " "VHDL Process Statement warning at UART_RX.vhd(85): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_HOLD UART_RX.vhd(93) " "VHDL Process Statement warning at UART_RX.vhd(93): signal \"DATA_HOLD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935223 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN UART_RX.vhd(97) " "VHDL Process Statement warning at UART_RX.vhd(97): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDY UART_RX.vhd(97) " "VHDL Process Statement warning at UART_RX.vhd(97): signal \"RDY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DONE UART_RX.vhd(40) " "VHDL Process Statement warning at UART_RX.vhd(40): inferring latch(es) for signal or variable \"DONE\", which holds its previous value in one or more paths through the process" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_HOLD UART_RX.vhd(40) " "VHDL Process Statement warning at UART_RX.vhd(40): inferring latch(es) for signal or variable \"DATA_HOLD\", which holds its previous value in one or more paths through the process" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA UART_RX.vhd(40) " "VHDL Process Statement warning at UART_RX.vhd(40): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[0\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[1\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[2\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[3\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[4\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[5\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[6\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] UART_RX.vhd(40) " "Inferred latch for \"DATA\[7\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935224 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[0\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[0\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[1\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[1\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[2\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[2\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[3\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[3\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[4\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[4\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[5\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[5\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[6\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[6\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_HOLD\[7\] UART_RX.vhd(40) " "Inferred latch for \"DATA_HOLD\[7\]\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DONE UART_RX.vhd(40) " "Inferred latch for \"DONE\" at UART_RX.vhd(40)" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530996935225 "|UART|UART_RX:inst8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_TX:Tx_MOD\|TX " "LATCH primitive \"UART_TX:Tx_MOD\|TX\" is permanently enabled" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UART_TX:Tx_MOD\|RDY " "LATCH primitive \"UART_TX:Tx_MOD\|RDY\" is permanently enabled" {  } { { "UART_TX.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_TX.vhdl" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[0\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[0\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[1\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[1\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[2\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[2\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[3\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[3\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[4\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[4\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[5\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[5\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[6\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[6\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "UART_RX:Rx_MOD\|DATA_HOLD\[7\] " "LATCH primitive \"UART_RX:Rx_MOD\|DATA_HOLD\[7\]\" is permanently disabled" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART_RX.vhd" 40 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530996935398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[0\] GND " "Pin \"RXREG\[0\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[1\] GND " "Pin \"RXREG\[1\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[2\] GND " "Pin \"RXREG\[2\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[3\] GND " "Pin \"RXREG\[3\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[4\] GND " "Pin \"RXREG\[4\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[5\] GND " "Pin \"RXREG\[5\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[6\] GND " "Pin \"RXREG\[6\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXREG\[7\] GND " "Pin \"RXREG\[7\]\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXREG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX VCC " "Pin \"TX\" is stuck at VCC" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXIF GND " "Pin \"RXIF\" is stuck at GND" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530996935652 "|UART|RXIF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530996935652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530996935856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935856 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[0\] " "No output dependent on input pin \"BAUD\[0\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[1\] " "No output dependent on input pin \"BAUD\[1\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[2\] " "No output dependent on input pin \"BAUD\[2\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[3\] " "No output dependent on input pin \"BAUD\[3\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[4\] " "No output dependent on input pin \"BAUD\[4\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[5\] " "No output dependent on input pin \"BAUD\[5\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[6\] " "No output dependent on input pin \"BAUD\[6\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BAUD\[7\] " "No output dependent on input pin \"BAUD\[7\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|BAUD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GET " "No output dependent on input pin \"GET\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|GET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXEN " "No output dependent on input pin \"RXEN\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|RXEN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[3\] " "No output dependent on input pin \"TXREG\[3\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[2\] " "No output dependent on input pin \"TXREG\[2\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[1\] " "No output dependent on input pin \"TXREG\[1\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[0\] " "No output dependent on input pin \"TXREG\[0\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[5\] " "No output dependent on input pin \"TXREG\[5\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[6\] " "No output dependent on input pin \"TXREG\[6\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[7\] " "No output dependent on input pin \"TXREG\[7\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXREG\[4\] " "No output dependent on input pin \"TXREG\[4\]\"" {  } { { "UART.vhdl" "" { Text "C:/Users/Livuya/Google Drive/Project/Source Code/UART/UART.vhdl" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530996935891 "|UART|TXREG[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530996935891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530996935893 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530996935893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530996935893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530996935893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530996935918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 07 22:55:35 2018 " "Processing ended: Sat Jul 07 22:55:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530996935918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530996935918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530996935918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530996935918 ""}
