INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/table_lookup.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'table_lookup'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/converter_xs3_bcd_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'converter_xs3_bcd_tb'
ERROR: [VRFC 10-1471] type error near p ; current type std_logic; expected type bit [C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/converter_xs3_bcd_TB.vhd:42]
ERROR: [VRFC 10-1471] type error near p ; current type std_logic; expected type bit [C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/converter_xs3_bcd_TB.vhd:51]
ERROR: [VRFC 10-1471] type error near p ; current type std_logic; expected type bit [C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/converter_xs3_bcd_TB.vhd:60]
ERROR: [VRFC 10-9458] unit 'tb_architecture' is ignored due to previous errors [C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/converter_xs3_bcd_TB.vhd:15]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Jason/Documents/Vivado/ESE382/Lab04/Lab04.srcs/sources_1/new/converter_xs3_bcd_TB.vhd' is ignored due to errors
