#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a56de0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bc43a0_0 .net "A_O", 31 0, L_0000000000bcc620;  1 drivers
v0000000000bc5160_0 .var "Address", 31 0;
v0000000000bc5c00_0 .net "C_U_out", 8 0, L_0000000000bcda20;  1 drivers
v0000000000bc57a0_0 .net "Carry", 0 0, v0000000000bc6740_0;  1 drivers
v0000000000bc5200_0 .net "DO", 31 0, v0000000000bba600_0;  1 drivers
v0000000000bc4b20_0 .net "DO_CU", 31 0, v0000000000bb3d10_0;  1 drivers
v0000000000bc5f20_0 .net "Data_RAM_Out", 31 0, v0000000000bb8a50_0;  1 drivers
v0000000000bc5d40_0 .net "EX_ALU_OP", 3 0, v0000000000b1d580_0;  1 drivers
v0000000000bc5340_0 .net "EX_Bit11_0", 31 0, v0000000000b1bfa0_0;  1 drivers
v0000000000bc5fc0_0 .net "EX_Bit15_12", 3 0, v0000000000b1d080_0;  1 drivers
v0000000000bc5480_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b19f90;  1 drivers
v0000000000bc55c0_0 .net "EX_RF_Enable", 0 0, v0000000000b1d260_0;  1 drivers
v0000000000bc4da0_0 .net "EX_Shift_imm", 0 0, v0000000000b1c680_0;  1 drivers
v0000000000bc4440_0 .net "EX_addresing_modes", 7 0, v0000000000b1d300_0;  1 drivers
v0000000000bc4e40_0 .net "EX_load_instr", 0 0, v0000000000b1c0e0_0;  1 drivers
v0000000000bc5660_0 .net "EX_mem_read_write", 0 0, v0000000000b1d760_0;  1 drivers
v0000000000bc49e0_0 .net "EX_mem_size", 0 0, v0000000000b1c180_0;  1 drivers
v0000000000bc6060_0 .net "ID_B_instr", 0 0, L_0000000000b1aa80;  1 drivers
v0000000000bc5700_0 .net "ID_Bit15_12", 3 0, v0000000000bb40d0_0;  1 drivers
v0000000000bc6920_0 .net "ID_Bit19_16", 3 0, v0000000000bb4c10_0;  1 drivers
v0000000000bc62e0_0 .net "ID_Bit23_0", 23 0, v0000000000bb4ad0_0;  1 drivers
v0000000000bc67e0_0 .net "ID_Bit31_28", 3 0, v0000000000bb3db0_0;  1 drivers
v0000000000bc6100_0 .net "ID_Bit3_0", 3 0, v0000000000bb48f0_0;  1 drivers
v0000000000bc4760_0 .net "ID_CU", 9 0, v0000000000bb8050_0;  1 drivers
o0000000000b67bf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bc6420_0 .net "ID_addresing_modes", 7 0, o0000000000b67bf8;  0 drivers
v0000000000bc64c0_0 .net "IF_ID_Load", 0 0, v0000000000bb8910_0;  1 drivers
v0000000000bc44e0_0 .net "MEM_A_O", 31 0, v0000000000b33630_0;  1 drivers
v0000000000bc4580_0 .net "MEM_Bit15_12", 3 0, v0000000000b1c900_0;  1 drivers
v0000000000bc6600_0 .net "MEM_MUX3", 31 0, v0000000000b1d9e0_0;  1 drivers
v0000000000bc4620_0 .net "MEM_RF_Enable", 0 0, v0000000000b1ce00_0;  1 drivers
v0000000000bc4800_0 .net "MEM_load_instr", 0 0, v0000000000b1c4a0_0;  1 drivers
v0000000000bc4bc0_0 .net "MEM_mem_read_write", 0 0, v0000000000b1cb80_0;  1 drivers
v0000000000bc7d20_0 .net "MEM_mem_size", 0 0, v0000000000b1d620_0;  1 drivers
v0000000000bc71e0_0 .net "MUX1_signal", 1 0, v0000000000bb7a10_0;  1 drivers
v0000000000bc7820_0 .net "MUX2_signal", 1 0, v0000000000bb84b0_0;  1 drivers
v0000000000bc7280_0 .net "MUX3_signal", 1 0, v0000000000bb8690_0;  1 drivers
v0000000000bc7640_0 .net "MUXControlUnit_signal", 0 0, v0000000000bb8550_0;  1 drivers
v0000000000bc7be0_0 .net "M_O", 31 0, L_0000000000b1b7a0;  1 drivers
v0000000000bc6b00_0 .net "Next_PC", 31 0, v0000000000bb4710_0;  1 drivers
v0000000000bc7aa0_0 .net "PA", 31 0, v0000000000bc0e30_0;  1 drivers
v0000000000bc7320_0 .net "PB", 31 0, v0000000000bc1ab0_0;  1 drivers
v0000000000bc7c80_0 .net "PC4", 31 0, L_0000000000bcdfc0;  1 drivers
v0000000000bc76e0_0 .net "PCIN", 31 0, L_0000000000b1a850;  1 drivers
v0000000000bc7780_0 .net "PCO", 31 0, L_0000000000b1a7e0;  1 drivers
v0000000000bc73c0_0 .net "PC_RF_ld", 0 0, v0000000000bb89b0_0;  1 drivers
v0000000000bc69c0_0 .net "PD", 31 0, v0000000000bc1150_0;  1 drivers
v0000000000bc6e20_0 .net "PW", 31 0, L_0000000000b1a9a0;  1 drivers
v0000000000bc7460_0 .var "Reset", 0 0;
v0000000000bc6ec0_0 .net "S", 0 0, L_0000000000b1a8c0;  1 drivers
v0000000000bc7500_0 .net "SEx4_out", 31 0, v0000000000bc4940_0;  1 drivers
v0000000000bc78c0_0 .net "SSE_out", 31 0, v0000000000bc4d00_0;  1 drivers
v0000000000bc75a0_0 .net "TA", 31 0, L_0000000000bcdca0;  1 drivers
v0000000000bc7140_0 .net "WB_A_O", 31 0, v0000000000bb4b70_0;  1 drivers
v0000000000bc7e60_0 .net "WB_Bit15_12", 3 0, v0000000000bb4e90_0;  1 drivers
v0000000000bc7960_0 .net "WB_Data_RAM_Out", 31 0, v0000000000bb3f90_0;  1 drivers
v0000000000bc6ba0_0 .net "WB_RF_Enable", 0 0, v0000000000bb45d0_0;  1 drivers
v0000000000bc7a00_0 .net "WB_load_instr", 0 0, v0000000000bb4a30_0;  1 drivers
v0000000000bc7fa0_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000bc6ce0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000bc7b40_0 .net "asserted", 0 0, L_0000000000b1a930;  1 drivers
v0000000000bc8040_0 .net "bl", 0 0, L_0000000000b1bb20;  1 drivers
v0000000000bc7dc0_0 .net "cc_alu_1", 3 0, L_0000000000bce060;  1 drivers
v0000000000bc6d80_0 .net "cc_alu_2", 3 0, L_0000000000bccbc0;  1 drivers
v0000000000bc7f00_0 .net "cc_main_alu_out", 3 0, L_0000000000bcad20;  1 drivers
v0000000000bc6c40_0 .net "cc_out", 3 0, v0000000000bb3310_0;  1 drivers
v0000000000bc6a60_0 .net "choose_ta_r_nop", 0 0, v0000000000b329b0_0;  1 drivers
v0000000000bc6f60_0 .var "clk", 0 0;
v0000000000bc7000_0 .var/i "code", 31 0;
v0000000000bc70a0_0 .var "data", 31 0;
v0000000000bcdd40_0 .net "ex_bl", 0 0, v0000000000b1de40_0;  1 drivers
v0000000000bccda0_0 .var/i "file", 31 0;
v0000000000bccc60_0 .net "mem_bl", 0 0, v0000000000b33590_0;  1 drivers
v0000000000bccd00_0 .net "mux_out_1", 31 0, L_0000000000b1b570;  1 drivers
v0000000000bcd480_0 .net "mux_out_1_A", 31 0, v0000000000bb3bd0_0;  1 drivers
v0000000000bcd660_0 .net "mux_out_2", 31 0, L_0000000000b1b2d0;  1 drivers
v0000000000bcd840_0 .net "mux_out_2_B", 31 0, v0000000000bb3a90_0;  1 drivers
v0000000000bcd200_0 .net "mux_out_3", 31 0, L_0000000000b1b340;  1 drivers
v0000000000bcdac0_0 .net "mux_out_3_C", 31 0, v0000000000bb4530_0;  1 drivers
v0000000000bcd980_0 .net "wb_bl", 0 0, v0000000000bb4f30_0;  1 drivers
L_0000000000bcaa00 .part v0000000000bb8050_0, 6, 1;
S_0000000000a56f70 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 203, 3 240 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000b1a930 .functor BUFZ 1, v0000000000b32370_0, C4<0>, C4<0>, C4<0>;
v0000000000b333b0_0 .net "asserted", 0 0, L_0000000000b1a930;  alias, 1 drivers
v0000000000b32370_0 .var "assrt", 0 0;
v0000000000b340d0_0 .var/i "c", 31 0;
v0000000000b33b30_0 .net "cc_in", 3 0, v0000000000bb3310_0;  alias, 1 drivers
v0000000000b32690_0 .net "instr_condition", 3 0, v0000000000bb3db0_0;  alias, 1 drivers
v0000000000b33e50_0 .var/i "n", 31 0;
v0000000000b33270_0 .var/i "v", 31 0;
v0000000000b33ef0_0 .var/i "z", 31 0;
E_0000000000b06970/0 .event edge, v0000000000b33b30_0, v0000000000b32690_0, v0000000000b33ef0_0, v0000000000b340d0_0;
E_0000000000b06970/1 .event edge, v0000000000b33e50_0, v0000000000b33270_0;
E_0000000000b06970 .event/or E_0000000000b06970/0, E_0000000000b06970/1;
S_0000000000a57100 .scope module, "Condition_Handler" "Condition_Handler" 2 206, 3 397 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b324b0_0 .net "asserted", 0 0, L_0000000000b1a930;  alias, 1 drivers
v0000000000b32730_0 .net "b_instr", 0 0, L_0000000000b1aa80;  alias, 1 drivers
v0000000000b329b0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b089f0 .event edge, v0000000000b333b0_0, v0000000000b32730_0;
S_0000000000a27390 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 210, 3 525 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000b32af0_0 .net "A_O", 31 0, L_0000000000bcc620;  alias, 1 drivers
v0000000000b32eb0_0 .net "EXBL", 0 0, v0000000000b1de40_0;  alias, 1 drivers
v0000000000b32c30_0 .net "EX_Bit15_12", 3 0, v0000000000b1d080_0;  alias, 1 drivers
v0000000000b32cd0_0 .net "EX_RF_instr", 0 0, v0000000000b1d260_0;  alias, 1 drivers
v0000000000b32d70_0 .net "EX_load_instr", 0 0, v0000000000b1c0e0_0;  alias, 1 drivers
v0000000000b33090_0 .net "EX_mem_read_write", 0 0, v0000000000b1d760_0;  alias, 1 drivers
v0000000000b334f0_0 .net "EX_mem_size", 0 0, v0000000000b1c180_0;  alias, 1 drivers
v0000000000b33590_0 .var "MEMBL", 0 0;
v0000000000b33630_0 .var "MEM_A_O", 31 0;
v0000000000b1c900_0 .var "MEM_Bit15_12", 3 0;
v0000000000b1d9e0_0 .var "MEM_MUX3", 31 0;
v0000000000b1ce00_0 .var "MEM_RF_Enable", 0 0;
v0000000000b1c4a0_0 .var "MEM_load_instr", 0 0;
v0000000000b1cb80_0 .var "MEM_mem_read_write", 0 0;
v0000000000b1d620_0 .var "MEM_mem_size", 0 0;
v0000000000b1d120_0 .net "Reset", 0 0, v0000000000bc7460_0;  1 drivers
v0000000000b1dda0_0 .net "cc_main_alu_out", 3 0, L_0000000000bcad20;  alias, 1 drivers
v0000000000b1d440_0 .net "clk", 0 0, v0000000000bc6f60_0;  1 drivers
v0000000000b1cc20_0 .net "mux_out_3_C", 31 0, v0000000000bb4530_0;  alias, 1 drivers
E_0000000000b08af0 .event posedge, v0000000000b1d120_0, v0000000000b1d440_0;
S_0000000000a27520 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 185, 3 459 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /INPUT 32 "mux_out_1";
    .port_info 14 /INPUT 32 "mux_out_2";
    .port_info 15 /INPUT 32 "mux_out_3";
    .port_info 16 /INPUT 4 "ID_Bit15_12";
    .port_info 17 /INPUT 10 "ID_CU";
    .port_info 18 /INPUT 32 "ID_Bit11_0";
    .port_info 19 /INPUT 8 "ID_addresing_modes";
    .port_info 20 /INPUT 1 "clk";
    .port_info 21 /INPUT 1 "Reset";
v0000000000b1de40_0 .var "EXBL", 0 0;
v0000000000b1d580_0 .var "EX_ALU_OP", 3 0;
v0000000000b1bfa0_0 .var "EX_Bit11_0", 31 0;
v0000000000b1d080_0 .var "EX_Bit15_12", 3 0;
v0000000000b1d260_0 .var "EX_RF_instr", 0 0;
v0000000000b1c680_0 .var "EX_Shift_imm", 0 0;
v0000000000b1d300_0 .var "EX_addresing_modes", 7 0;
v0000000000b1c0e0_0 .var "EX_load_instr", 0 0;
v0000000000b1d760_0 .var "EX_mem_read_write", 0 0;
v0000000000b1c180_0 .var "EX_mem_size", 0 0;
v0000000000a6d390_0 .net "ID_Bit11_0", 31 0, v0000000000bb3d10_0;  alias, 1 drivers
v0000000000a6d750_0 .net "ID_Bit15_12", 3 0, v0000000000bb40d0_0;  alias, 1 drivers
v0000000000a6c8f0_0 .net "ID_CU", 9 0, v0000000000bb8050_0;  alias, 1 drivers
v0000000000b32a50_0 .net "ID_addresing_modes", 7 0, o0000000000b67bf8;  alias, 0 drivers
v0000000000b01430_0 .net "Reset", 0 0, v0000000000bc7460_0;  alias, 1 drivers
v0000000000bb3c70_0 .net "clk", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bb39f0_0 .net "mux_out_1", 31 0, L_0000000000b1b570;  alias, 1 drivers
v0000000000bb3bd0_0 .var "mux_out_1_A", 31 0;
v0000000000bb3270_0 .net "mux_out_2", 31 0, L_0000000000b1b2d0;  alias, 1 drivers
v0000000000bb3a90_0 .var "mux_out_2_B", 31 0;
v0000000000bb4990_0 .net "mux_out_3", 31 0, L_0000000000b1b340;  alias, 1 drivers
v0000000000bb4530_0 .var "mux_out_3_C", 31 0;
S_0000000000a27f50 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 410 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000bb3950_0 .net "DataOut", 31 0, v0000000000bba600_0;  alias, 1 drivers
v0000000000bb3130_0 .net "Hazard_Unit_Ld", 0 0, v0000000000bb8910_0;  alias, 1 drivers
v0000000000bb40d0_0 .var "ID_Bit15_12", 3 0;
v0000000000bb4c10_0 .var "ID_Bit19_16", 3 0;
v0000000000bb4ad0_0 .var "ID_Bit23_0", 23 0;
v0000000000bb3d10_0 .var "ID_Bit31_0", 31 0;
v0000000000bb3db0_0 .var "ID_Bit31_28", 3 0;
v0000000000bb48f0_0 .var "ID_Bit3_0", 3 0;
v0000000000bb4710_0 .var "ID_Next_PC", 31 0;
v0000000000bb4df0_0 .net "PC4", 31 0, L_0000000000bcdfc0;  alias, 1 drivers
v0000000000bb47b0_0 .net "Reset", 0 0, v0000000000bc7460_0;  alias, 1 drivers
v0000000000bb4670_0 .net "asserted", 0 0, L_0000000000b1a930;  alias, 1 drivers
v0000000000bb4850_0 .net "choose_ta_r_nop", 0 0, v0000000000b329b0_0;  alias, 1 drivers
v0000000000bb4fd0_0 .net "clk", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
S_0000000000a281d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 222, 3 562 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000bb4490_0 .net "MEMBL", 0 0, v0000000000b33590_0;  alias, 1 drivers
v0000000000bb3e50_0 .net "MEM_RF_Enable", 0 0, v0000000000b1ce00_0;  alias, 1 drivers
v0000000000bb31d0_0 .net "MEM_load_instr", 0 0, v0000000000b1c4a0_0;  alias, 1 drivers
v0000000000bb4cb0_0 .net "Reset", 0 0, v0000000000bc7460_0;  alias, 1 drivers
v0000000000bb4f30_0 .var "WBBL", 0 0;
v0000000000bb45d0_0 .var "WB_RF_Enable", 0 0;
v0000000000bb4a30_0 .var "WB_load_instr", 0 0;
v0000000000bb33b0_0 .net "alu_out", 31 0, v0000000000b33630_0;  alias, 1 drivers
v0000000000bb4d50_0 .net "bit15_12", 3 0, v0000000000b1c900_0;  alias, 1 drivers
v0000000000bb3b30_0 .net "clk", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bb3ef0_0 .net "data_r_out", 31 0, v0000000000bb8a50_0;  alias, 1 drivers
v0000000000bb4b70_0 .var "wb_alu_out", 31 0;
v0000000000bb4e90_0 .var "wb_bit15_12", 3 0;
v0000000000bb3f90_0 .var "wb_data_r_out", 31 0;
S_0000000000a27a60 .scope module, "Status_register" "Status_register" 2 138, 3 223 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000bb4030_0 .net "Reset", 0 0, v0000000000bc7460_0;  alias, 1 drivers
v0000000000bb4170_0 .net "S", 0 0, L_0000000000b1a8c0;  alias, 1 drivers
v0000000000bb4210_0 .net "cc_in", 3 0, L_0000000000bcad20;  alias, 1 drivers
v0000000000bb3310_0 .var "cc_out", 3 0;
v0000000000bb34f0_0 .net "clk", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
E_0000000000b085b0 .event posedge, v0000000000b1d440_0;
S_0000000000a27bf0 .scope module, "alu_1" "alu" 2 115, 3 1281 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bb42b0_0 .net "A", 31 0, L_0000000000b1a7e0;  alias, 1 drivers
v0000000000bb4350_0 .net "Alu_Out", 3 0, L_0000000000bce060;  alias, 1 drivers
L_0000000000bce198 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000bb43f0_0 .net "B", 31 0, L_0000000000bce198;  1 drivers
L_0000000000bce228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bb3450_0 .net "Cin", 0 0, L_0000000000bce228;  1 drivers
L_0000000000bce1e0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bb3590_0 .net "OPS", 3 0, L_0000000000bce1e0;  1 drivers
v0000000000bb3630_0 .var "OPS_result", 32 0;
v0000000000bb36d0_0 .net/s "S", 31 0, L_0000000000bcdfc0;  alias, 1 drivers
v0000000000bb3770_0 .net *"_ivl_11", 0 0, L_0000000000bcd8e0;  1 drivers
v0000000000bb3810_0 .net *"_ivl_16", 0 0, L_0000000000bcd160;  1 drivers
v0000000000bb38b0_0 .net *"_ivl_3", 0 0, L_0000000000bcd2a0;  1 drivers
v0000000000bb5c80_0 .net *"_ivl_7", 0 0, L_0000000000bccee0;  1 drivers
v0000000000bb6ae0_0 .var/i "ol", 31 0;
v0000000000bb6540_0 .var/i "tc", 31 0;
v0000000000bb6e00_0 .var/i "tn", 31 0;
v0000000000bb5d20_0 .var/i "tv", 31 0;
v0000000000bb6d60_0 .var/i "tz", 31 0;
E_0000000000b08a70/0 .event edge, v0000000000bb3590_0, v0000000000bb42b0_0, v0000000000bb43f0_0, v0000000000bb3450_0;
E_0000000000b08a70/1 .event edge, v0000000000bb3630_0, v0000000000bb6ae0_0;
E_0000000000b08a70 .event/or E_0000000000b08a70/0, E_0000000000b08a70/1;
L_0000000000bcd2a0 .part v0000000000bb6e00_0, 0, 1;
L_0000000000bccee0 .part v0000000000bb6d60_0, 0, 1;
L_0000000000bcd8e0 .part v0000000000bb6540_0, 0, 1;
L_0000000000bce060 .concat8 [ 1 1 1 1], L_0000000000bcd160, L_0000000000bcd8e0, L_0000000000bccee0, L_0000000000bcd2a0;
L_0000000000bcd160 .part v0000000000bb5d20_0, 0, 1;
L_0000000000bcdfc0 .part v0000000000bb3630_0, 0, 32;
S_0000000000a1b4a0 .scope module, "alu_2" "alu" 2 146, 3 1281 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bb6400_0 .net "A", 31 0, v0000000000bc4940_0;  alias, 1 drivers
v0000000000bb5140_0 .net "Alu_Out", 3 0, L_0000000000bccbc0;  alias, 1 drivers
v0000000000bb6cc0_0 .net "B", 31 0, v0000000000bb4710_0;  alias, 1 drivers
L_0000000000bce2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bb5dc0_0 .net "Cin", 0 0, L_0000000000bce2b8;  1 drivers
L_0000000000bce270 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bb5a00_0 .net "OPS", 3 0, L_0000000000bce270;  1 drivers
v0000000000bb5e60_0 .var "OPS_result", 32 0;
v0000000000bb5f00_0 .net/s "S", 31 0, L_0000000000bcdca0;  alias, 1 drivers
v0000000000bb5fa0_0 .net *"_ivl_11", 0 0, L_0000000000bcdc00;  1 drivers
v0000000000bb6040_0 .net *"_ivl_16", 0 0, L_0000000000bcd520;  1 drivers
v0000000000bb6f40_0 .net *"_ivl_3", 0 0, L_0000000000bcdb60;  1 drivers
v0000000000bb6220_0 .net *"_ivl_7", 0 0, L_0000000000bcc9e0;  1 drivers
v0000000000bb6720_0 .var/i "ol", 31 0;
v0000000000bb6b80_0 .var/i "tc", 31 0;
v0000000000bb5b40_0 .var/i "tn", 31 0;
v0000000000bb67c0_0 .var/i "tv", 31 0;
v0000000000bb6ea0_0 .var/i "tz", 31 0;
E_0000000000b08430/0 .event edge, v0000000000bb5a00_0, v0000000000bb6400_0, v0000000000bb4710_0, v0000000000bb5dc0_0;
E_0000000000b08430/1 .event edge, v0000000000bb5e60_0, v0000000000bb6720_0;
E_0000000000b08430 .event/or E_0000000000b08430/0, E_0000000000b08430/1;
L_0000000000bcdb60 .part v0000000000bb5b40_0, 0, 1;
L_0000000000bcc9e0 .part v0000000000bb6ea0_0, 0, 1;
L_0000000000bcdc00 .part v0000000000bb6b80_0, 0, 1;
L_0000000000bccbc0 .concat8 [ 1 1 1 1], L_0000000000bcd520, L_0000000000bcdc00, L_0000000000bcc9e0, L_0000000000bcdb60;
L_0000000000bcd520 .part v0000000000bb67c0_0, 0, 1;
L_0000000000bcdca0 .part v0000000000bb5e60_0, 0, 32;
S_0000000000a1b630 .scope module, "alu_main" "alu" 2 194, 3 1281 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bb6860_0 .net "A", 31 0, v0000000000bb3bd0_0;  alias, 1 drivers
v0000000000bb64a0_0 .net "Alu_Out", 3 0, L_0000000000bcad20;  alias, 1 drivers
v0000000000bb6900_0 .net "B", 31 0, L_0000000000b19f90;  alias, 1 drivers
v0000000000bb65e0_0 .net "Cin", 0 0, v0000000000bc6740_0;  alias, 1 drivers
v0000000000bb60e0_0 .net "OPS", 3 0, v0000000000b1d580_0;  alias, 1 drivers
v0000000000bb6c20_0 .var "OPS_result", 32 0;
v0000000000bb6fe0_0 .net/s "S", 31 0, L_0000000000bcc620;  alias, 1 drivers
v0000000000bb62c0_0 .net *"_ivl_11", 0 0, L_0000000000bcc8a0;  1 drivers
v0000000000bb69a0_0 .net *"_ivl_16", 0 0, L_0000000000bca820;  1 drivers
v0000000000bb5aa0_0 .net *"_ivl_3", 0 0, L_0000000000bcb2c0;  1 drivers
v0000000000bb58c0_0 .net *"_ivl_7", 0 0, L_0000000000bcac80;  1 drivers
v0000000000bb5960_0 .var/i "ol", 31 0;
v0000000000bb5640_0 .var/i "tc", 31 0;
v0000000000bb5500_0 .var/i "tn", 31 0;
v0000000000bb5be0_0 .var/i "tv", 31 0;
v0000000000bb6680_0 .var/i "tz", 31 0;
E_0000000000b08d70/0 .event edge, v0000000000b1d580_0, v0000000000bb3bd0_0, v0000000000bb6900_0, v0000000000bb65e0_0;
E_0000000000b08d70/1 .event edge, v0000000000bb6c20_0, v0000000000bb5960_0;
E_0000000000b08d70 .event/or E_0000000000b08d70/0, E_0000000000b08d70/1;
L_0000000000bcb2c0 .part v0000000000bb5500_0, 0, 1;
L_0000000000bcac80 .part v0000000000bb6680_0, 0, 1;
L_0000000000bcc8a0 .part v0000000000bb5640_0, 0, 1;
L_0000000000bcad20 .concat8 [ 1 1 1 1], L_0000000000bca820, L_0000000000bcc8a0, L_0000000000bcac80, L_0000000000bcb2c0;
L_0000000000bca820 .part v0000000000bb5be0_0, 0, 1;
L_0000000000bcc620 .part v0000000000bb6c20_0, 0, 32;
S_0000000000a1b7c0 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000b1aa80 .functor BUFZ 1, v0000000000bb8af0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b1bb20 .functor BUFZ 1, v0000000000bb7dd0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b1a8c0 .functor BUFZ 1, v0000000000bb8230_0, C4<0>, C4<0>, C4<0>;
v0000000000bb51e0_0 .net "A", 31 0, v0000000000bb3d10_0;  alias, 1 drivers
v0000000000bb6180_0 .net "BL", 0 0, L_0000000000b1bb20;  alias, 1 drivers
v0000000000bb5280_0 .net "C_U_out", 8 0, L_0000000000bcda20;  alias, 1 drivers
v0000000000bb5320_0 .net "ID_B_instr", 0 0, L_0000000000b1aa80;  alias, 1 drivers
v0000000000bb6a40_0 .net "Reset", 0 0, v0000000000bc7460_0;  alias, 1 drivers
v0000000000bb5780_0 .net "S", 0 0, L_0000000000b1a8c0;  alias, 1 drivers
v0000000000bb53c0_0 .net *"_ivl_11", 0 0, v0000000000bb7650_0;  1 drivers
v0000000000bb5460_0 .net *"_ivl_17", 3 0, v0000000000bb7d30_0;  1 drivers
v0000000000bb55a0_0 .net *"_ivl_21", 0 0, v0000000000bb7b50_0;  1 drivers
v0000000000bb56e0_0 .net *"_ivl_26", 0 0, v0000000000bb7970_0;  1 drivers
v0000000000bb6360_0 .net *"_ivl_3", 0 0, v0000000000bb7fb0_0;  1 drivers
v0000000000bb5820_0 .net *"_ivl_7", 0 0, v0000000000bb82d0_0;  1 drivers
v0000000000bb7d30_0 .var "alu_op", 3 0;
v0000000000bb8190_0 .net "asserted", 0 0, L_0000000000b1a930;  alias, 1 drivers
v0000000000bb7dd0_0 .var "b_bl", 0 0;
v0000000000bb8af0_0 .var "b_instr", 0 0;
v0000000000bb8230_0 .var "change", 0 0;
v0000000000bb7330_0 .net "clk", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bb7e70_0 .var "instr", 2 0;
v0000000000bb7650_0 .var "l_instr", 0 0;
v0000000000bb7b50_0 .var "m_rw", 0 0;
v0000000000bb7970_0 .var "m_size", 0 0;
v0000000000bb76f0_0 .var "r_sr_off", 0 0;
v0000000000bb82d0_0 .var "rf_instr", 0 0;
v0000000000bb7fb0_0 .var "s_imm", 0 0;
E_0000000000b07f30/0 .event edge, v0000000000b1d120_0, v0000000000a6d390_0, v0000000000b333b0_0, v0000000000bb7e70_0;
E_0000000000b07f30/1 .event edge, v0000000000bb7650_0, v0000000000bb7dd0_0;
E_0000000000b07f30 .event/or E_0000000000b07f30/0, E_0000000000b07f30/1;
LS_0000000000bcda20_0_0 .concat8 [ 1 1 4 1], v0000000000bb82d0_0, v0000000000bb7650_0, v0000000000bb7d30_0, v0000000000bb7fb0_0;
LS_0000000000bcda20_0_4 .concat8 [ 1 1 0 0], v0000000000bb7b50_0, v0000000000bb7970_0;
L_0000000000bcda20 .concat8 [ 7 2 0 0], LS_0000000000bcda20_0_0, LS_0000000000bcda20_0_4;
S_0000000000a312c0 .scope module, "data_ram" "data_ram256x8" 2 214, 3 624 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bb7790_0 .net "Address", 31 0, v0000000000b33630_0;  alias, 1 drivers
v0000000000bb7470_0 .net "DataIn", 31 0, v0000000000b1d9e0_0;  alias, 1 drivers
v0000000000bb8a50_0 .var "DataOut", 31 0;
v0000000000bb75b0 .array "Mem", 255 0, 7 0;
v0000000000bb7830_0 .net "ReadWrite", 0 0, v0000000000b1cb80_0;  alias, 1 drivers
v0000000000bb7510_0 .net "Size", 0 0, v0000000000b1d620_0;  alias, 1 drivers
E_0000000000b08070/0 .event edge, v0000000000b1d620_0, v0000000000b1d9e0_0, v0000000000b33630_0, v0000000000b1cb80_0;
E_0000000000b08070/1 .event edge, v0000000000bb3ef0_0;
E_0000000000b08070 .event/or E_0000000000b08070/0, E_0000000000b08070/1;
S_0000000000a31450 .scope module, "h_u" "hazard_unit" 2 236, 3 778 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000bb7150_0 .net "EX_Bit15_12", 3 0, v0000000000b1d080_0;  alias, 1 drivers
v0000000000bb78d0_0 .net "EX_RF_Enable", 0 0, v0000000000b1d260_0;  alias, 1 drivers
v0000000000bb80f0_0 .net "EX_load_instr", 0 0, v0000000000b1c0e0_0;  alias, 1 drivers
v0000000000bb73d0_0 .net "ID_Bit19_16", 3 0, v0000000000bb4c10_0;  alias, 1 drivers
v0000000000bb7c90_0 .net "ID_Bit3_0", 3 0, v0000000000bb48f0_0;  alias, 1 drivers
v0000000000bb8370_0 .net "ID_shift_imm", 0 0, L_0000000000bcaa00;  1 drivers
v0000000000bb8910_0 .var "IF_ID_load", 0 0;
v0000000000bb8410_0 .net "MEM_Bit15_12", 3 0, v0000000000b1c900_0;  alias, 1 drivers
v0000000000bb71f0_0 .net "MEM_RF_Enable", 0 0, v0000000000b1ce00_0;  alias, 1 drivers
v0000000000bb7a10_0 .var "MUX1_signal", 1 0;
v0000000000bb84b0_0 .var "MUX2_signal", 1 0;
v0000000000bb8690_0 .var "MUX3_signal", 1 0;
v0000000000bb8550_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bb89b0_0 .var "PC_RF_load", 0 0;
v0000000000bb85f0_0 .net "WB_Bit15_12", 3 0, v0000000000bb4e90_0;  alias, 1 drivers
v0000000000bb7290_0 .net "WB_RF_Enable", 0 0, v0000000000bb45d0_0;  alias, 1 drivers
v0000000000bb7ab0_0 .net "clk", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
E_0000000000b081f0/0 .event edge, v0000000000b32d70_0, v0000000000bb48f0_0, v0000000000b32c30_0, v0000000000bb8370_0;
E_0000000000b081f0/1 .event edge, v0000000000bb4c10_0, v0000000000bb45d0_0, v0000000000bb4e90_0, v0000000000b1ce00_0;
E_0000000000b081f0/2 .event edge, v0000000000b1c900_0, v0000000000b32cd0_0;
E_0000000000b081f0 .event/or E_0000000000b081f0/0, E_0000000000b081f0/1, E_0000000000b081f0/2;
S_0000000000a315e0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 697 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 10 "MUX_Out";
v0000000000bb8730_0 .net "BL", 0 0, L_0000000000b1bb20;  alias, 1 drivers
v0000000000bb7bf0_0 .net "C_U", 8 0, L_0000000000bcda20;  alias, 1 drivers
v0000000000bb8870_0 .net "HF_U", 0 0, v0000000000bb8550_0;  alias, 1 drivers
v0000000000bb7f10_0 .net "MUX_Out", 9 0, v0000000000bb8050_0;  alias, 1 drivers
v0000000000bb8050_0 .var "salida", 9 0;
E_0000000000b09370 .event edge, v0000000000bb8550_0, v0000000000bb6180_0, v0000000000bb5280_0;
S_0000000000a21a00 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 720 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b1a850 .functor BUFZ 32, v0000000000bb8cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb87d0_0 .net "A", 31 0, L_0000000000bcdfc0;  alias, 1 drivers
v0000000000bb8b90_0 .net "B", 31 0, L_0000000000bcdca0;  alias, 1 drivers
v0000000000bb8c30_0 .net "MUX_Out", 31 0, L_0000000000b1a850;  alias, 1 drivers
v0000000000bb8cd0_0 .var "salida", 31 0;
v0000000000bb8d70_0 .net "sig", 0 0, v0000000000b329b0_0;  alias, 1 drivers
E_0000000000b095b0 .event edge, v0000000000b329b0_0, v0000000000bb4df0_0, v0000000000bb5f00_0;
S_0000000000a21b90 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 200, 3 720 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b19f90 .functor BUFZ 32, v0000000000bb8ff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb8e10_0 .net "A", 31 0, v0000000000bb3a90_0;  alias, 1 drivers
v0000000000bb8eb0_0 .net "B", 31 0, v0000000000bc4d00_0;  alias, 1 drivers
v0000000000bb8f50_0 .net "MUX_Out", 31 0, L_0000000000b19f90;  alias, 1 drivers
v0000000000bb8ff0_0 .var "salida", 31 0;
v0000000000bba880_0 .net "sig", 0 0, v0000000000b1c680_0;  alias, 1 drivers
E_0000000000b09b70 .event edge, v0000000000b1c680_0, v0000000000bb3a90_0, v0000000000bb8eb0_0;
S_0000000000bbb490 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 218, 3 720 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b1b7a0 .functor BUFZ 32, v0000000000bbac40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bba420_0 .net "A", 31 0, v0000000000b33630_0;  alias, 1 drivers
v0000000000bbaba0_0 .net "B", 31 0, v0000000000bb8a50_0;  alias, 1 drivers
v0000000000bba2e0_0 .net "MUX_Out", 31 0, L_0000000000b1b7a0;  alias, 1 drivers
v0000000000bbac40_0 .var "salida", 31 0;
v0000000000bb9d40_0 .net "sig", 0 0, v0000000000b1c4a0_0;  alias, 1 drivers
E_0000000000b0d0b0 .event edge, v0000000000b1c4a0_0, v0000000000b33630_0, v0000000000bb3ef0_0;
S_0000000000bbb620 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 226, 3 720 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b1a9a0 .functor BUFZ 32, v0000000000bb9de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bba560_0 .net "A", 31 0, v0000000000bb4b70_0;  alias, 1 drivers
v0000000000bb9ca0_0 .net "B", 31 0, v0000000000bb3f90_0;  alias, 1 drivers
v0000000000bba9c0_0 .net "MUX_Out", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bb9de0_0 .var "salida", 31 0;
v0000000000bba1a0_0 .net "sig", 0 0, v0000000000bb4a30_0;  alias, 1 drivers
E_0000000000b0d3b0 .event edge, v0000000000bb4a30_0, v0000000000bb4b70_0, v0000000000bb3f90_0;
S_0000000000bbb170 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 162, 3 672 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b1b570 .functor BUFZ 32, v0000000000bba920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bb9660_0 .net "A_O", 31 0, L_0000000000bcc620;  alias, 1 drivers
v0000000000bbaa60_0 .net "HF_U", 1 0, v0000000000bb7a10_0;  alias, 1 drivers
v0000000000bb9e80_0 .net "MUX_Out", 31 0, L_0000000000b1b570;  alias, 1 drivers
v0000000000bb9f20_0 .net "M_O", 31 0, L_0000000000b1b7a0;  alias, 1 drivers
v0000000000bba380_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bb9520_0 .net "X", 31 0, v0000000000bc0e30_0;  alias, 1 drivers
v0000000000bba920_0 .var "salida", 31 0;
E_0000000000b10630/0 .event edge, v0000000000bb7a10_0, v0000000000bb9520_0, v0000000000b32af0_0, v0000000000bba2e0_0;
E_0000000000b10630/1 .event edge, v0000000000bba9c0_0;
E_0000000000b10630 .event/or E_0000000000b10630/0, E_0000000000b10630/1;
S_0000000000bbbf80 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 165, 3 672 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b1b2d0 .functor BUFZ 32, v0000000000bb95c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bba740_0 .net "A_O", 31 0, L_0000000000bcc620;  alias, 1 drivers
v0000000000bbace0_0 .net "HF_U", 1 0, v0000000000bb84b0_0;  alias, 1 drivers
v0000000000bb9a20_0 .net "MUX_Out", 31 0, L_0000000000b1b2d0;  alias, 1 drivers
v0000000000bb9980_0 .net "M_O", 31 0, L_0000000000b1b7a0;  alias, 1 drivers
v0000000000bbad80_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bba060_0 .net "X", 31 0, v0000000000bc1ab0_0;  alias, 1 drivers
v0000000000bb95c0_0 .var "salida", 31 0;
E_0000000000b11030/0 .event edge, v0000000000bb84b0_0, v0000000000bba060_0, v0000000000b32af0_0, v0000000000bba2e0_0;
E_0000000000b11030/1 .event edge, v0000000000bba9c0_0;
E_0000000000b11030 .event/or E_0000000000b11030/0, E_0000000000b11030/1;
S_0000000000bbb940 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 168, 3 672 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b1b340 .functor BUFZ 32, v0000000000bb9c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bbae20_0 .net "A_O", 31 0, L_0000000000bcc620;  alias, 1 drivers
v0000000000bba100_0 .net "HF_U", 1 0, v0000000000bb8690_0;  alias, 1 drivers
v0000000000bba240_0 .net "MUX_Out", 31 0, L_0000000000b1b340;  alias, 1 drivers
v0000000000bb9fc0_0 .net "M_O", 31 0, L_0000000000b1b7a0;  alias, 1 drivers
v0000000000bb9b60_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bba4c0_0 .net "X", 31 0, v0000000000bc1150_0;  alias, 1 drivers
v0000000000bb9c00_0 .var "salida", 31 0;
E_0000000000b116f0/0 .event edge, v0000000000bb8690_0, v0000000000bba4c0_0, v0000000000b32af0_0, v0000000000bba2e0_0;
E_0000000000b116f0/1 .event edge, v0000000000bba9c0_0;
E_0000000000b116f0 .event/or E_0000000000b116f0/0, E_0000000000b116f0/1;
S_0000000000bbbc60 .scope module, "ram1" "inst_ram256x8" 2 80, 3 592 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000bb9ac0_0 .net "Address", 31 0, L_0000000000b1a7e0;  alias, 1 drivers
v0000000000bba600_0 .var "DataOut", 31 0;
v0000000000bba6a0 .array "Mem", 255 0, 7 0;
E_0000000000b0f4f0 .event edge, v0000000000bb42b0_0, v0000000000bb3950_0;
S_0000000000bbb7b0 .scope module, "register_file_1" "register_file" 2 158, 3 1101 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000b1a7e0 .functor BUFZ 32, v0000000000bbeff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc1e70_0 .net "BL", 0 0, v0000000000bb4f30_0;  alias, 1 drivers
v0000000000bc0430_0 .net "C", 3 0, v0000000000bb4e90_0;  alias, 1 drivers
v0000000000bc1f10_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bc2050_0 .net "E", 15 0, v0000000000bc3f90_0;  1 drivers
v0000000000bc2550_0 .net "HZPCld", 0 0, v0000000000bb89b0_0;  alias, 1 drivers
v0000000000bc2870_0 .net "MO", 31 0, v0000000000bc2e10_0;  1 drivers
v0000000000bc2690_0 .net "PA", 31 0, v0000000000bc0e30_0;  alias, 1 drivers
v0000000000bc2910_0 .net "PB", 31 0, v0000000000bc1ab0_0;  alias, 1 drivers
v0000000000bc04d0_0 .net "PCin", 31 0, L_0000000000b1a850;  alias, 1 drivers
v0000000000bc0570_0 .net "PCout", 31 0, L_0000000000b1a7e0;  alias, 1 drivers
v0000000000bc06b0_0 .net "PD", 31 0, v0000000000bc1150_0;  alias, 1 drivers
v0000000000bc0750_0 .net/s "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bc09d0_0 .net/s "Q0", 31 0, v0000000000bb93e0_0;  1 drivers
v0000000000bc0b10_0 .net/s "Q1", 31 0, v0000000000bb9200_0;  1 drivers
v0000000000bc0bb0_0 .net/s "Q10", 31 0, v0000000000bb97a0_0;  1 drivers
v0000000000bc0c50_0 .net/s "Q11", 31 0, v0000000000bbe5f0_0;  1 drivers
v0000000000bc0cf0_0 .net/s "Q12", 31 0, v0000000000bbfc70_0;  1 drivers
v0000000000bc0d90_0 .net/s "Q13", 31 0, v0000000000bbf8b0_0;  1 drivers
RS_0000000000b6b1f8 .resolv tri, v0000000000bbeb90_0, v0000000000bc34f0_0;
v0000000000bc5980_0 .net8/s "Q14", 31 0, RS_0000000000b6b1f8;  2 drivers
v0000000000bc5020_0 .net/s "Q15", 31 0, v0000000000bbeff0_0;  1 drivers
v0000000000bc5a20_0 .net/s "Q2", 31 0, v0000000000bbf1d0_0;  1 drivers
v0000000000bc52a0_0 .net/s "Q3", 31 0, v0000000000bbf9f0_0;  1 drivers
v0000000000bc5e80_0 .net/s "Q4", 31 0, v0000000000bbef50_0;  1 drivers
v0000000000bc61a0_0 .net/s "Q5", 31 0, v0000000000bbf450_0;  1 drivers
v0000000000bc58e0_0 .net/s "Q6", 31 0, v0000000000bbf810_0;  1 drivers
v0000000000bc6240_0 .net/s "Q7", 31 0, v0000000000bc29b0_0;  1 drivers
v0000000000bc5de0_0 .net/s "Q8", 31 0, v0000000000bc2a50_0;  1 drivers
v0000000000bc5ca0_0 .net/s "Q9", 31 0, v0000000000bc3b30_0;  1 drivers
o0000000000b6cba8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bc46c0_0 .net "R15MO", 1 0, o0000000000b6cba8;  0 drivers
v0000000000bc4f80_0 .net "RFLd", 0 0, v0000000000bb45d0_0;  alias, 1 drivers
v0000000000bc5ac0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
v0000000000bc6380_0 .net "SA", 3 0, v0000000000bb4c10_0;  alias, 1 drivers
v0000000000bc50c0_0 .net "SB", 3 0, v0000000000bb48f0_0;  alias, 1 drivers
L_0000000000bcd7a0 .part v0000000000bc3f90_0, 15, 1;
L_0000000000bcdde0 .part v0000000000bc3f90_0, 0, 1;
L_0000000000bcd340 .part v0000000000bc3f90_0, 1, 1;
L_0000000000bcde80 .part v0000000000bc3f90_0, 2, 1;
L_0000000000bcd3e0 .part v0000000000bc3f90_0, 3, 1;
L_0000000000bccf80 .part v0000000000bc3f90_0, 4, 1;
L_0000000000bcd020 .part v0000000000bc3f90_0, 5, 1;
L_0000000000bcd5c0 .part v0000000000bc3f90_0, 6, 1;
L_0000000000bcd700 .part v0000000000bc3f90_0, 7, 1;
L_0000000000bcdf20 .part v0000000000bc3f90_0, 8, 1;
L_0000000000bcca80 .part v0000000000bc3f90_0, 9, 1;
L_0000000000bccb20 .part v0000000000bc3f90_0, 10, 1;
L_0000000000bcce40 .part v0000000000bc3f90_0, 11, 1;
L_0000000000bcd0c0 .part v0000000000bc3f90_0, 12, 1;
L_0000000000bcb360 .part v0000000000bc3f90_0, 13, 1;
L_0000000000bca8c0 .part v0000000000bc3f90_0, 14, 1;
S_0000000000bbbad0 .scope module, "R0" "register" 3 1133, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bba7e0_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbab00_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bb93e0_0 .var "Q", 31 0;
v0000000000bbaec0_0 .net "RFLd", 0 0, L_0000000000bcdde0;  1 drivers
v0000000000bbaf60_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbbdf0 .scope module, "R1" "register" 3 1134, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbb000_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bb9160_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bb9200_0 .var "Q", 31 0;
v0000000000bb92a0_0 .net "RFLd", 0 0, L_0000000000bcd340;  1 drivers
v0000000000bb9340_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbb300 .scope module, "R10" "register" 3 1143, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bb9480_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bb9700_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bb97a0_0 .var "Q", 31 0;
v0000000000bb9840_0 .net "RFLd", 0 0, L_0000000000bccb20;  1 drivers
v0000000000bb98e0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbd440 .scope module, "R11" "register" 3 1144, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbff90_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbeaf0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbe5f0_0 .var "Q", 31 0;
v0000000000bbfdb0_0 .net "RFLd", 0 0, L_0000000000bcce40;  1 drivers
v0000000000bbfd10_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbc950 .scope module, "R12" "register" 3 1145, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbe190_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbf130_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbfc70_0 .var "Q", 31 0;
v0000000000bbe370_0 .net "RFLd", 0 0, L_0000000000bcd0c0;  1 drivers
v0000000000bbe690_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbd120 .scope module, "R13" "register" 3 1146, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbe230_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbfef0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbf8b0_0 .var "Q", 31 0;
v0000000000bbf770_0 .net "RFLd", 0 0, L_0000000000bcb360;  1 drivers
v0000000000bbe2d0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbcae0 .scope module, "R14" "register" 3 1147, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbe410_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbed70_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbeb90_0 .var "Q", 31 0;
v0000000000bbfe50_0 .net "RFLd", 0 0, L_0000000000bca8c0;  1 drivers
v0000000000bbeeb0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbd760 .scope module, "R15" "PCregister" 3 1148, 3 1260 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbf630_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbec30_0 .net "HZPCld", 0 0, v0000000000bb89b0_0;  alias, 1 drivers
v0000000000bc0030_0 .net "MOin", 31 0, v0000000000bc2e10_0;  alias, 1 drivers
v0000000000bbeff0_0 .var "Q", 31 0;
v0000000000bbe4b0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbce00 .scope module, "R2" "register" 3 1135, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbf3b0_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbe7d0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbf1d0_0 .var "Q", 31 0;
v0000000000bbf270_0 .net "RFLd", 0 0, L_0000000000bcde80;  1 drivers
v0000000000bbe550_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbc4a0 .scope module, "R3" "register" 3 1136, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbecd0_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbe730_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbf9f0_0 .var "Q", 31 0;
v0000000000bbe870_0 .net "RFLd", 0 0, L_0000000000bcd3e0;  1 drivers
v0000000000bbee10_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbc7c0 .scope module, "R4" "register" 3 1137, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbe910_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbe9b0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbef50_0 .var "Q", 31 0;
v0000000000bbf950_0 .net "RFLd", 0 0, L_0000000000bccf80;  1 drivers
v0000000000bbea50_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbd2b0 .scope module, "R5" "register" 3 1138, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbf090_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbf310_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbf450_0 .var "Q", 31 0;
v0000000000bbf4f0_0 .net "RFLd", 0 0, L_0000000000bcd020;  1 drivers
v0000000000bbf590_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbcc70 .scope module, "R6" "register" 3 1139, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bbf6d0_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bbfa90_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bbf810_0 .var "Q", 31 0;
v0000000000bbfb30_0 .net "RFLd", 0 0, L_0000000000bcd5c0;  1 drivers
v0000000000bbfbd0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbda80 .scope module, "R7" "register" 3 1140, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bc2b90_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bc3270_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bc29b0_0 .var "Q", 31 0;
v0000000000bc3590_0 .net "RFLd", 0 0, L_0000000000bcd700;  1 drivers
v0000000000bc3310_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbdc10 .scope module, "R8" "register" 3 1141, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bc3810_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bc38b0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bc2a50_0 .var "Q", 31 0;
v0000000000bc2d70_0 .net "RFLd", 0 0, L_0000000000bcdf20;  1 drivers
v0000000000bc4030_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbd5d0 .scope module, "R9" "register" 3 1142, 3 1246 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bc36d0_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bc39f0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bc3b30_0 .var "Q", 31 0;
v0000000000bc2af0_0 .net "RFLd", 0 0, L_0000000000bcca80;  1 drivers
v0000000000bc3db0_0 .net "RST", 0 0, v0000000000bc7460_0;  alias, 1 drivers
S_0000000000bbc630 .scope module, "bc" "binary_decoder" 3 1116, 3 1153 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bc31d0_0 .net "C", 3 0, v0000000000bb4e90_0;  alias, 1 drivers
v0000000000bc3f90_0 .var "E", 15 0;
v0000000000bc3950_0 .net "Ld", 0 0, v0000000000bb45d0_0;  alias, 1 drivers
E_0000000000b11470 .event edge, v0000000000bb45d0_0, v0000000000bb4e90_0;
S_0000000000bbcf90 .scope module, "linker" "linker" 3 1124, 3 1236 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q14";
    .port_info 1 /INPUT 32 "Q15";
    .port_info 2 /INPUT 1 "BL";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc3ef0_0 .net "BL", 0 0, v0000000000bb4f30_0;  alias, 1 drivers
v0000000000bc2c30_0 .net "CLK", 0 0, v0000000000bc6f60_0;  alias, 1 drivers
v0000000000bc34f0_0 .var "Q14", 31 0;
v0000000000bc2eb0_0 .net "Q15", 31 0, v0000000000bbeff0_0;  alias, 1 drivers
E_0000000000b11bf0/0 .event edge, v0000000000bb4f30_0;
E_0000000000b11bf0/1 .event posedge, v0000000000b1d440_0;
E_0000000000b11bf0 .event/or E_0000000000b11bf0/0, E_0000000000b11bf0/1;
S_0000000000bbd8f0 .scope module, "muxA" "multiplexer" 3 1119, 3 1185 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc3a90_0 .net "I0", 31 0, v0000000000bb93e0_0;  alias, 1 drivers
v0000000000bc2cd0_0 .net "I1", 31 0, v0000000000bb9200_0;  alias, 1 drivers
v0000000000bc3090_0 .net "I10", 31 0, v0000000000bb97a0_0;  alias, 1 drivers
v0000000000bc3770_0 .net "I11", 31 0, v0000000000bbe5f0_0;  alias, 1 drivers
v0000000000bc3bd0_0 .net "I12", 31 0, v0000000000bbfc70_0;  alias, 1 drivers
v0000000000bc33b0_0 .net "I13", 31 0, v0000000000bbf8b0_0;  alias, 1 drivers
v0000000000bc3c70_0 .net8 "I14", 31 0, RS_0000000000b6b1f8;  alias, 2 drivers
v0000000000bc3e50_0 .net "I15", 31 0, v0000000000bbeff0_0;  alias, 1 drivers
v0000000000bc3d10_0 .net "I2", 31 0, v0000000000bbf1d0_0;  alias, 1 drivers
v0000000000bc2f50_0 .net "I3", 31 0, v0000000000bbf9f0_0;  alias, 1 drivers
v0000000000bc2ff0_0 .net "I4", 31 0, v0000000000bbef50_0;  alias, 1 drivers
v0000000000bc3130_0 .net "I5", 31 0, v0000000000bbf450_0;  alias, 1 drivers
v0000000000bc3450_0 .net "I6", 31 0, v0000000000bbf810_0;  alias, 1 drivers
v0000000000bc3630_0 .net "I7", 31 0, v0000000000bc29b0_0;  alias, 1 drivers
v0000000000bc1d30_0 .net "I8", 31 0, v0000000000bc2a50_0;  alias, 1 drivers
v0000000000bc2190_0 .net "I9", 31 0, v0000000000bc3b30_0;  alias, 1 drivers
v0000000000bc0e30_0 .var "P", 31 0;
v0000000000bc2230_0 .net "S", 3 0, v0000000000bb4c10_0;  alias, 1 drivers
E_0000000000b113f0/0 .event edge, v0000000000bb4c10_0, v0000000000bbeff0_0, v0000000000bbeb90_0, v0000000000bbf8b0_0;
E_0000000000b113f0/1 .event edge, v0000000000bbfc70_0, v0000000000bbe5f0_0, v0000000000bb97a0_0, v0000000000bc3b30_0;
E_0000000000b113f0/2 .event edge, v0000000000bc2a50_0, v0000000000bc29b0_0, v0000000000bbf810_0, v0000000000bbf450_0;
E_0000000000b113f0/3 .event edge, v0000000000bbef50_0, v0000000000bbf9f0_0, v0000000000bbf1d0_0, v0000000000bb9200_0;
E_0000000000b113f0/4 .event edge, v0000000000bb93e0_0;
E_0000000000b113f0 .event/or E_0000000000b113f0/0, E_0000000000b113f0/1, E_0000000000b113f0/2, E_0000000000b113f0/3, E_0000000000b113f0/4;
S_0000000000bbdda0 .scope module, "muxB" "multiplexer" 3 1120, 3 1185 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc1970_0 .net "I0", 31 0, v0000000000bb93e0_0;  alias, 1 drivers
v0000000000bc1330_0 .net "I1", 31 0, v0000000000bb9200_0;  alias, 1 drivers
v0000000000bc2410_0 .net "I10", 31 0, v0000000000bb97a0_0;  alias, 1 drivers
v0000000000bc1510_0 .net "I11", 31 0, v0000000000bbe5f0_0;  alias, 1 drivers
v0000000000bc1470_0 .net "I12", 31 0, v0000000000bbfc70_0;  alias, 1 drivers
v0000000000bc1a10_0 .net "I13", 31 0, v0000000000bbf8b0_0;  alias, 1 drivers
v0000000000bc0610_0 .net8 "I14", 31 0, RS_0000000000b6b1f8;  alias, 2 drivers
v0000000000bc0a70_0 .net "I15", 31 0, v0000000000bbeff0_0;  alias, 1 drivers
v0000000000bc0f70_0 .net "I2", 31 0, v0000000000bbf1d0_0;  alias, 1 drivers
v0000000000bc07f0_0 .net "I3", 31 0, v0000000000bbf9f0_0;  alias, 1 drivers
v0000000000bc15b0_0 .net "I4", 31 0, v0000000000bbef50_0;  alias, 1 drivers
v0000000000bc1c90_0 .net "I5", 31 0, v0000000000bbf450_0;  alias, 1 drivers
v0000000000bc0ed0_0 .net "I6", 31 0, v0000000000bbf810_0;  alias, 1 drivers
v0000000000bc0890_0 .net "I7", 31 0, v0000000000bc29b0_0;  alias, 1 drivers
v0000000000bc22d0_0 .net "I8", 31 0, v0000000000bc2a50_0;  alias, 1 drivers
v0000000000bc13d0_0 .net "I9", 31 0, v0000000000bc3b30_0;  alias, 1 drivers
v0000000000bc1ab0_0 .var "P", 31 0;
v0000000000bc2370_0 .net "S", 3 0, v0000000000bb48f0_0;  alias, 1 drivers
E_0000000000b110f0/0 .event edge, v0000000000bb48f0_0, v0000000000bbeff0_0, v0000000000bbeb90_0, v0000000000bbf8b0_0;
E_0000000000b110f0/1 .event edge, v0000000000bbfc70_0, v0000000000bbe5f0_0, v0000000000bb97a0_0, v0000000000bc3b30_0;
E_0000000000b110f0/2 .event edge, v0000000000bc2a50_0, v0000000000bc29b0_0, v0000000000bbf810_0, v0000000000bbf450_0;
E_0000000000b110f0/3 .event edge, v0000000000bbef50_0, v0000000000bbf9f0_0, v0000000000bbf1d0_0, v0000000000bb9200_0;
E_0000000000b110f0/4 .event edge, v0000000000bb93e0_0;
E_0000000000b110f0 .event/or E_0000000000b110f0/0, E_0000000000b110f0/1, E_0000000000b110f0/2, E_0000000000b110f0/3, E_0000000000b110f0/4;
S_0000000000bbdf30 .scope module, "muxD" "multiplexer" 3 1121, 3 1185 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc1010_0 .net "I0", 31 0, v0000000000bb93e0_0;  alias, 1 drivers
v0000000000bc1790_0 .net "I1", 31 0, v0000000000bb9200_0;  alias, 1 drivers
v0000000000bc1dd0_0 .net "I10", 31 0, v0000000000bb97a0_0;  alias, 1 drivers
v0000000000bc10b0_0 .net "I11", 31 0, v0000000000bbe5f0_0;  alias, 1 drivers
v0000000000bc1fb0_0 .net "I12", 31 0, v0000000000bbfc70_0;  alias, 1 drivers
v0000000000bc02f0_0 .net "I13", 31 0, v0000000000bbf8b0_0;  alias, 1 drivers
v0000000000bc25f0_0 .net8 "I14", 31 0, RS_0000000000b6b1f8;  alias, 2 drivers
v0000000000bc1830_0 .net "I15", 31 0, v0000000000bbeff0_0;  alias, 1 drivers
v0000000000bc01b0_0 .net "I2", 31 0, v0000000000bbf1d0_0;  alias, 1 drivers
v0000000000bc1650_0 .net "I3", 31 0, v0000000000bbf9f0_0;  alias, 1 drivers
v0000000000bc0930_0 .net "I4", 31 0, v0000000000bbef50_0;  alias, 1 drivers
v0000000000bc11f0_0 .net "I5", 31 0, v0000000000bbf450_0;  alias, 1 drivers
v0000000000bc20f0_0 .net "I6", 31 0, v0000000000bbf810_0;  alias, 1 drivers
v0000000000bc1b50_0 .net "I7", 31 0, v0000000000bc29b0_0;  alias, 1 drivers
v0000000000bc1290_0 .net "I8", 31 0, v0000000000bc2a50_0;  alias, 1 drivers
v0000000000bc0250_0 .net "I9", 31 0, v0000000000bc3b30_0;  alias, 1 drivers
v0000000000bc1150_0 .var "P", 31 0;
v0000000000bc16f0_0 .net "S", 3 0, v0000000000bb4e90_0;  alias, 1 drivers
E_0000000000b11830/0 .event edge, v0000000000bb4e90_0, v0000000000bbeff0_0, v0000000000bbeb90_0, v0000000000bbf8b0_0;
E_0000000000b11830/1 .event edge, v0000000000bbfc70_0, v0000000000bbe5f0_0, v0000000000bb97a0_0, v0000000000bc3b30_0;
E_0000000000b11830/2 .event edge, v0000000000bc2a50_0, v0000000000bc29b0_0, v0000000000bbf810_0, v0000000000bbf450_0;
E_0000000000b11830/3 .event edge, v0000000000bbef50_0, v0000000000bbf9f0_0, v0000000000bbf1d0_0, v0000000000bb9200_0;
E_0000000000b11830/4 .event edge, v0000000000bb93e0_0;
E_0000000000b11830 .event/or E_0000000000b11830/0, E_0000000000b11830/1, E_0000000000b11830/2, E_0000000000b11830/3, E_0000000000b11830/4;
S_0000000000bbc180 .scope module, "r15mux" "twoToOneMultiplexer" 3 1129, 3 1216 0, S_0000000000bbb7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bc2e10_0 .var "MO", 31 0;
v0000000000bc27d0_0 .net "PC", 31 0, L_0000000000b1a850;  alias, 1 drivers
v0000000000bc1bf0_0 .net "PW", 31 0, L_0000000000b1a9a0;  alias, 1 drivers
v0000000000bc0390_0 .net "PWLd", 0 0, L_0000000000bcd7a0;  1 drivers
E_0000000000b10f30 .event edge, v0000000000bc0390_0, v0000000000bb8c30_0, v0000000000bba9c0_0;
S_0000000000bbc310 .scope module, "se" "SExtender" 2 142, 3 740 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000bc53e0_0 .var/i "i", 31 0;
v0000000000bc41c0_0 .net "in", 23 0, v0000000000bb4ad0_0;  alias, 1 drivers
v0000000000bc4ee0_0 .var "in1", 31 0;
v0000000000bc4940_0 .var/s "out1", 31 0;
v0000000000bc5b60_0 .var/s "temp_reg", 31 0;
v0000000000bc4260_0 .var/s "twoscomp", 31 0;
E_0000000000b11af0 .event edge, v0000000000bb4ad0_0, v0000000000bc4ee0_0, v0000000000bc5b60_0;
S_0000000000bc9160 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 197, 3 873 0, S_0000000000a56de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bc6880_0 .net "A", 31 0, v0000000000bb3a90_0;  alias, 1 drivers
v0000000000bc4c60_0 .net "B", 31 0, v0000000000b1bfa0_0;  alias, 1 drivers
v0000000000bc6740_0 .var "C", 0 0;
v0000000000bc5840_0 .var "by_imm_shift", 1 0;
v0000000000bc48a0_0 .var/i "i", 31 0;
v0000000000bc6560_0 .var/i "num_of_rot", 31 0;
v0000000000bc66a0_0 .var "relleno", 0 0;
v0000000000bc4a80_0 .var "shift", 1 0;
v0000000000bc4d00_0 .var "shift_result", 31 0;
v0000000000bc4300_0 .var "shifter_op", 2 0;
v0000000000bc5520_0 .var "temp_reg", 31 0;
E_0000000000b117b0/0 .event edge, v0000000000b1bfa0_0, v0000000000bb3a90_0, v0000000000bc4300_0, v0000000000bc5840_0;
E_0000000000b117b0/1 .event edge, v0000000000bc6560_0, v0000000000bc5520_0, v0000000000bc66a0_0, v0000000000bc4a80_0;
E_0000000000b117b0 .event/or E_0000000000b117b0/0, E_0000000000b117b0/1;
    .scope S_0000000000bbbc60;
T_0 ;
    %wait E_0000000000b0f4f0;
    %load/vec4 v0000000000bb9ac0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000bb9ac0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bba6a0, 4;
    %load/vec4 v0000000000bb9ac0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bba6a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb9ac0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bba6a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb9ac0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bba6a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bba600_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000bb9ac0_0;
    %load/vec4a v0000000000bba6a0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bba600_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a27bf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6ae0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a27bf0;
T_2 ;
    %wait E_0000000000b08a70;
    %load/vec4 v0000000000bb3590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6ae0_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb6ae0_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bb6ae0_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bb3450_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb3450_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6ae0_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb3450_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb6ae0_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000bb42b0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000bb43f0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bb3630_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bb3630_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000bb6d60_0, 0, 32;
    %load/vec4 v0000000000bb3630_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000bb6e00_0, 0, 32;
    %load/vec4 v0000000000bb3630_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bb6540_0, 0, 32;
    %load/vec4 v0000000000bb6ae0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000bb42b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb43f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000bb3630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb43f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000bb6ae0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000bb43f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb42b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000bb3630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb42b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000bb6ae0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000bb42b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb43f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000bb42b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb3630_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5d20_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a21a00;
T_3 ;
    %wait E_0000000000b095b0;
    %load/vec4 v0000000000bb8d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000bb87d0_0;
    %store/vec4 v0000000000bb8cd0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000bb8b90_0;
    %store/vec4 v0000000000bb8cd0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a27f50;
T_4 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bb47b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb4710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb48f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb3db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb40d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bb4ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000bb3130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bb4670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bb4850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000bb3950_0;
    %assign/vec4 v0000000000bb3d10_0, 0;
    %load/vec4 v0000000000bb4df0_0;
    %assign/vec4 v0000000000bb4710_0, 0;
    %load/vec4 v0000000000bb3950_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000bb48f0_0, 0;
    %load/vec4 v0000000000bb3950_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bb3db0_0, 0;
    %load/vec4 v0000000000bb3950_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000bb4c10_0, 0;
    %load/vec4 v0000000000bb3950_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000bb40d0_0, 0;
    %load/vec4 v0000000000bb3950_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bb4ad0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb4710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb48f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb3db0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb40d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bb4ad0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000a1b7c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000a1b7c0;
T_6 ;
    %wait E_0000000000b07f30;
    %load/vec4 v0000000000bb6a40_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bb51e0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bb8190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7970_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bb7e70_0, 0, 3;
    %load/vec4 v0000000000bb7e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bb7970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %load/vec4 v0000000000bb7650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bb7970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000bb7650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb76f0_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb76f0_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8230_0, 0, 1;
    %load/vec4 v0000000000bb51e0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000bb7dd0_0, 0, 1;
    %load/vec4 v0000000000bb7dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7970_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7650_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bb7d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb7970_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000a315e0;
T_7 ;
    %wait E_0000000000b09370;
    %load/vec4 v0000000000bb8870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000bb8050_0, 0, 10;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000bb8730_0;
    %load/vec4 v0000000000bb7bf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb8050_0, 0, 10;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a27a60;
T_8 ;
    %wait E_0000000000b085b0;
    %load/vec4 v0000000000bb4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb3310_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000bb4170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000bb4210_0;
    %assign/vec4 v0000000000bb3310_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000bbc310;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc53e0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000bbc310;
T_10 ;
    %wait E_0000000000b11af0;
    %load/vec4 v0000000000bc41c0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000bc41c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4ee0_0, 0, 32;
    %load/vec4 v0000000000bc4ee0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc4260_0, 0, 32;
    %load/vec4 v0000000000bc4ee0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bc5b60_0, 0, 32;
    %load/vec4 v0000000000bc5b60_0;
    %store/vec4 v0000000000bc4940_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bc41c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4ee0_0, 0, 32;
    %load/vec4 v0000000000bc4ee0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bc4940_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000a1b4a0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6720_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000a1b4a0;
T_12 ;
    %wait E_0000000000b08430;
    %load/vec4 v0000000000bb5a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6720_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb6720_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bb6720_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bb5dc0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb5dc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb6720_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb5dc0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb6720_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000bb6400_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000bb6cc0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bb5e60_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bb5e60_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000bb6ea0_0, 0, 32;
    %load/vec4 v0000000000bb5e60_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000bb5b40_0, 0, 32;
    %load/vec4 v0000000000bb5e60_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bb6b80_0, 0, 32;
    %load/vec4 v0000000000bb6720_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000bb6400_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6cc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000bb5e60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6cc0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000bb6720_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000bb6cc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6400_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000bb5e60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6400_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000bb6720_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000bb6400_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6cc0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000bb6400_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb5e60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb67c0_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bbc630;
T_13 ;
    %wait E_0000000000b11470;
    %load/vec4 v0000000000bc3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000bc31d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bc3f90_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bbd8f0;
T_14 ;
    %wait E_0000000000b113f0;
    %load/vec4 v0000000000bc2230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bc3a90_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bc2cd0_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bc3d10_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bc2f50_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bc2ff0_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bc3130_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bc3450_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bc3630_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bc1d30_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bc2190_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bc3090_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bc3770_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bc3bd0_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bc33b0_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bc3c70_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bc3e50_0;
    %assign/vec4 v0000000000bc0e30_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bbdda0;
T_15 ;
    %wait E_0000000000b110f0;
    %load/vec4 v0000000000bc2370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bc1970_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bc1330_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bc0f70_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bc07f0_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bc15b0_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bc1c90_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bc0ed0_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bc0890_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bc22d0_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bc13d0_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bc2410_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bc1510_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bc1470_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bc1a10_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bc0610_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bc0a70_0;
    %assign/vec4 v0000000000bc1ab0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bbdf30;
T_16 ;
    %wait E_0000000000b11830;
    %load/vec4 v0000000000bc16f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000bc1010_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000bc1790_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000bc01b0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000bc1650_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000bc0930_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000bc11f0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000bc20f0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000bc1b50_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000bc1290_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000bc0250_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000bc1dd0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000bc10b0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000bc1fb0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000bc02f0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000bc25f0_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000bc1830_0;
    %assign/vec4 v0000000000bc1150_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000bbcf90;
T_17 ;
    %wait E_0000000000b11bf0;
    %load/vec4 v0000000000bc3ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bc2eb0_0;
    %assign/vec4 v0000000000bc34f0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000bbc180;
T_18 ;
    %wait E_0000000000b10f30;
    %load/vec4 v0000000000bc0390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000bc1bf0_0;
    %assign/vec4 v0000000000bc2e10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000bc27d0_0;
    %assign/vec4 v0000000000bc2e10_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000bbbad0;
T_19 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbaf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb93e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000bbaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000bbab00_0;
    %assign/vec4 v0000000000bb93e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bbbdf0;
T_20 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bb9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb9200_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000bb92a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000bb9160_0;
    %assign/vec4 v0000000000bb9200_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bbce00;
T_21 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbe550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbf1d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000bbf270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000bbe7d0_0;
    %assign/vec4 v0000000000bbf1d0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bbc4a0;
T_22 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbf9f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000bbe870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000bbe730_0;
    %assign/vec4 v0000000000bbf9f0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bbc7c0;
T_23 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbef50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000bbf950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000bbe9b0_0;
    %assign/vec4 v0000000000bbef50_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bbd2b0;
T_24 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbf590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbf450_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000bbf4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000bbf310_0;
    %assign/vec4 v0000000000bbf450_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bbcc70;
T_25 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbfbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbf810_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000bbfb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000bbfa90_0;
    %assign/vec4 v0000000000bbf810_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bbda80;
T_26 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bc3310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc29b0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000bc3590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000bc3270_0;
    %assign/vec4 v0000000000bc29b0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bbdc10;
T_27 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bc4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc2a50_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000bc2d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000bc38b0_0;
    %assign/vec4 v0000000000bc2a50_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bbd5d0;
T_28 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bc3db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc3b30_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000bc2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000bc39f0_0;
    %assign/vec4 v0000000000bc3b30_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bbb300;
T_29 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bb98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb97a0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000bb9840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000bb9700_0;
    %assign/vec4 v0000000000bb97a0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bbd440;
T_30 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbfd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbe5f0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000bbfdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000bbeaf0_0;
    %assign/vec4 v0000000000bbe5f0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bbc950;
T_31 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbe690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbfc70_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000bbe370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000bbf130_0;
    %assign/vec4 v0000000000bbfc70_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bbd120;
T_32 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbe2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbf8b0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000bbf770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000bbfef0_0;
    %assign/vec4 v0000000000bbf8b0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bbcae0;
T_33 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbeb90_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000bbfe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000bbed70_0;
    %assign/vec4 v0000000000bbeb90_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000bbd760;
T_34 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bbe4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbeff0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000bbec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000bc0030_0;
    %assign/vec4 v0000000000bbeff0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000bbb170;
T_35 ;
    %wait E_0000000000b10630;
    %load/vec4 v0000000000bbaa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bb9520_0;
    %store/vec4 v0000000000bba920_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bb9660_0;
    %store/vec4 v0000000000bba920_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bb9f20_0;
    %store/vec4 v0000000000bba920_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bba380_0;
    %store/vec4 v0000000000bba920_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000bbbf80;
T_36 ;
    %wait E_0000000000b11030;
    %load/vec4 v0000000000bbace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000bba060_0;
    %store/vec4 v0000000000bb95c0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000bba740_0;
    %store/vec4 v0000000000bb95c0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000bb9980_0;
    %store/vec4 v0000000000bb95c0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000bbad80_0;
    %store/vec4 v0000000000bb95c0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000bbb940;
T_37 ;
    %wait E_0000000000b116f0;
    %load/vec4 v0000000000bba100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000000bba4c0_0;
    %store/vec4 v0000000000bb9c00_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000000bbae20_0;
    %store/vec4 v0000000000bb9c00_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0000000000bb9fc0_0;
    %store/vec4 v0000000000bb9c00_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0000000000bb9b60_0;
    %store/vec4 v0000000000bb9c00_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a27520;
T_38 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000b01430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1c680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b1d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1c0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1d760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb4530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b1d080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b1bfa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000b1d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1de40_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b1c680_0, 0;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b1d580_0, 0;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b1c0e0_0, 0;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b1d260_0, 0;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000b1c180_0, 0;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000b1d760_0, 0;
    %load/vec4 v0000000000bb39f0_0;
    %assign/vec4 v0000000000bb3bd0_0, 0;
    %load/vec4 v0000000000bb3270_0;
    %assign/vec4 v0000000000bb3a90_0, 0;
    %load/vec4 v0000000000bb4990_0;
    %assign/vec4 v0000000000bb4530_0, 0;
    %load/vec4 v0000000000a6d750_0;
    %assign/vec4 v0000000000b1d080_0, 0;
    %load/vec4 v0000000000a6d390_0;
    %assign/vec4 v0000000000b1bfa0_0, 0;
    %load/vec4 v0000000000b32a50_0;
    %assign/vec4 v0000000000b1d300_0, 0;
    %load/vec4 v0000000000a6c8f0_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000b1de40_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000a1b630;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb6680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5960_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000a1b630;
T_40 ;
    %wait E_0000000000b08d70;
    %load/vec4 v0000000000bb60e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5960_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb5960_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bb5960_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bb65e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb65e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5960_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bb65e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bb5960_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000bb6860_0;
    %pad/u 33;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000bb6900_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bb6c20_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bb6c20_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.18, 8;
T_40.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.18, 8;
 ; End of false expr.
    %blend;
T_40.18;
    %store/vec4 v0000000000bb6680_0, 0, 32;
    %load/vec4 v0000000000bb6c20_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0000000000bb5500_0, 0, 32;
    %load/vec4 v0000000000bb6c20_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bb5640_0, 0, 32;
    %load/vec4 v0000000000bb5960_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.21, 4;
    %load/vec4 v0000000000bb6860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6900_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000bb6c20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6900_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
T_40.26 ;
    %jmp T_40.24;
T_40.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
T_40.24 ;
T_40.21 ;
    %load/vec4 v0000000000bb5960_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_40.27, 4;
    %load/vec4 v0000000000bb6900_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6860_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000bb6c20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6860_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
T_40.30 ;
T_40.27 ;
    %load/vec4 v0000000000bb5960_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000bb6860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6900_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.35, 4;
    %load/vec4 v0000000000bb6860_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bb6c20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
T_40.38 ;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bb5be0_0, 0, 32;
T_40.36 ;
T_40.33 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000bc9160;
T_41 ;
    %wait E_0000000000b117b0;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bc4300_0, 0, 3;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bc5840_0, 0, 2;
    %load/vec4 v0000000000bc6880_0;
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc4300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bc6560_0, 0, 32;
    %load/vec4 v0000000000bc5840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000bc6560_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000bc6740_0, 0, 1;
T_41.11 ;
    %jmp T_41.9;
T_41.6 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc6740_0, 0, 1;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %load/vec4 v0000000000bc6560_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bc6740_0, 0, 1;
T_41.15 ;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.18, 4;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc6740_0, 0, 1;
    %jmp T_41.21;
T_41.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc6740_0, 0, 1;
T_41.21 ;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc66a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.22 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.23, 5;
    %load/vec4 v0000000000bc66a0_0;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.22;
T_41.23 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %load/vec4 v0000000000bc6560_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bc6740_0, 0, 1;
T_41.19 ;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bc6740_0, 0, 1;
    %jmp T_41.25;
T_41.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.26 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.27, 5;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.26;
T_41.27 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc6880_0;
    %load/vec4 v0000000000bc6560_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000bc6740_0, 0, 1;
T_41.25 ;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bc6560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.28 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_41.30, 4;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc6740_0, 0, 1;
T_41.30 ;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.33;
T_41.32 ;
    %load/vec4 v0000000000bc4c60_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bc4a80_0, 0, 2;
    %load/vec4 v0000000000bc4a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %jmp T_41.38;
T_41.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.39 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.40, 5;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.39;
T_41.40 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.38;
T_41.35 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %jmp T_41.42;
T_41.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
T_41.42 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.38;
T_41.36 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.45, 4;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %jmp T_41.48;
T_41.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc5520_0, 0, 32;
T_41.48 ;
    %jmp T_41.46;
T_41.45 ;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bc66a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.49 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.50, 5;
    %load/vec4 v0000000000bc66a0_0;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.49;
T_41.50 ;
T_41.46 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %load/vec4 v0000000000bc6560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bc6880_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %jmp T_41.52;
T_41.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
T_41.53 ;
    %load/vec4 v0000000000bc48a0_0;
    %load/vec4 v0000000000bc6560_0;
    %cmp/s;
    %jmp/0xz T_41.54, 5;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bc5520_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc5520_0, 0, 32;
    %load/vec4 v0000000000bc48a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc48a0_0, 0, 32;
    %jmp T_41.53;
T_41.54 ;
T_41.52 ;
    %load/vec4 v0000000000bc5520_0;
    %store/vec4 v0000000000bc4d00_0, 0, 32;
    %jmp T_41.38;
T_41.38 ;
    %pop/vec4 1;
T_41.33 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a21b90;
T_42 ;
    %wait E_0000000000b09b70;
    %load/vec4 v0000000000bba880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000bb8e10_0;
    %store/vec4 v0000000000bb8ff0_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000bb8eb0_0;
    %store/vec4 v0000000000bb8ff0_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000a56f70;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b33e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b33ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b340d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b33270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0000000000a56f70;
T_44 ;
    %wait E_0000000000b06970;
    %load/vec4 v0000000000b33b30_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b33e50_0, 0, 32;
    %load/vec4 v0000000000b33b30_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b33ef0_0, 0, 32;
    %load/vec4 v0000000000b33b30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b340d0_0, 0, 32;
    %load/vec4 v0000000000b33b30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b33270_0, 0, 32;
    %load/vec4 v0000000000b32690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000b33ef0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000b33ef0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000b340d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000b340d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000b33e50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000b33e50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000b33270_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000b33270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000b340d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b33ef0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000b340d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b33ef0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000b33270_0;
    %load/vec4 v0000000000b33e50_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000b33270_0;
    %load/vec4 v0000000000b33e50_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000b33ef0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b33e50_0;
    %load/vec4 v0000000000b33270_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000b33ef0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b33e50_0;
    %load/vec4 v0000000000b33270_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b32370_0, 0, 1;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a57100;
T_45 ;
    %wait E_0000000000b089f0;
    %load/vec4 v0000000000b324b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b32730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b329b0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b329b0_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000a27390;
T_46 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000b1d120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b33630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b1d9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b1c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1ce00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b1d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b33590_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000000000b32af0_0;
    %assign/vec4 v0000000000b33630_0, 0;
    %load/vec4 v0000000000b1cc20_0;
    %assign/vec4 v0000000000b1d9e0_0, 0;
    %load/vec4 v0000000000b32c30_0;
    %assign/vec4 v0000000000b1c900_0, 0;
    %load/vec4 v0000000000b32d70_0;
    %assign/vec4 v0000000000b1c4a0_0, 0;
    %load/vec4 v0000000000b32cd0_0;
    %assign/vec4 v0000000000b1ce00_0, 0;
    %load/vec4 v0000000000b33090_0;
    %assign/vec4 v0000000000b1cb80_0, 0;
    %load/vec4 v0000000000b334f0_0;
    %assign/vec4 v0000000000b1d620_0, 0;
    %load/vec4 v0000000000b32eb0_0;
    %assign/vec4 v0000000000b33590_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000a312c0;
T_47 ;
    %wait E_0000000000b08070;
    %load/vec4 v0000000000bb7510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000bb7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000bb7470_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bb7790_0;
    %store/vec4a v0000000000bb75b0, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000bb7790_0;
    %load/vec4a v0000000000bb75b0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bb8a50_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000bb7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000bb7470_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bb7790_0;
    %store/vec4a v0000000000bb75b0, 4, 0;
    %load/vec4 v0000000000bb7470_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bb75b0, 4, 0;
    %load/vec4 v0000000000bb7470_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bb75b0, 4, 0;
    %load/vec4 v0000000000bb7470_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bb75b0, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb75b0, 4;
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb75b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb75b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bb7790_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bb75b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bb8a50_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000bbb490;
T_48 ;
    %wait E_0000000000b0d0b0;
    %load/vec4 v0000000000bb9d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000bba420_0;
    %store/vec4 v0000000000bbac40_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000bbaba0_0;
    %store/vec4 v0000000000bbac40_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a281d0;
T_49 ;
    %wait E_0000000000b08af0;
    %load/vec4 v0000000000bb4cb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb4b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb3f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb4e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb4a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb45d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb4f30_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000000bb33b0_0;
    %assign/vec4 v0000000000bb4b70_0, 0;
    %load/vec4 v0000000000bb3ef0_0;
    %assign/vec4 v0000000000bb3f90_0, 0;
    %load/vec4 v0000000000bb4d50_0;
    %assign/vec4 v0000000000bb4e90_0, 0;
    %load/vec4 v0000000000bb31d0_0;
    %assign/vec4 v0000000000bb4a30_0, 0;
    %load/vec4 v0000000000bb3e50_0;
    %assign/vec4 v0000000000bb45d0_0, 0;
    %load/vec4 v0000000000bb4490_0;
    %assign/vec4 v0000000000bb4f30_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000bbb620;
T_50 ;
    %wait E_0000000000b0d3b0;
    %load/vec4 v0000000000bba1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000bba560_0;
    %store/vec4 v0000000000bb9de0_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000bb9ca0_0;
    %store/vec4 v0000000000bb9de0_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a31450;
T_51 ;
    %wait E_0000000000b081f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb8910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb89b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bb8550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bb7a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bb84b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bb8690_0, 0, 2;
    %load/vec4 v0000000000bb80f0_0;
    %load/vec4 v0000000000bb7c90_0;
    %load/vec4 v0000000000bb7150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bb8370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb89b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8550_0, 0, 1;
T_51.0 ;
    %load/vec4 v0000000000bb80f0_0;
    %load/vec4 v0000000000bb73d0_0;
    %load/vec4 v0000000000bb7150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bb8370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb89b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bb8550_0, 0, 1;
T_51.2 ;
    %load/vec4 v0000000000bb7290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v0000000000bb73d0_0;
    %load/vec4 v0000000000bb85f0_0;
    %cmp/e;
    %jmp/0xz  T_51.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bb7a10_0, 0, 2;
T_51.6 ;
    %load/vec4 v0000000000bb7c90_0;
    %load/vec4 v0000000000bb85f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bb8370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bb84b0_0, 0, 2;
T_51.8 ;
T_51.4 ;
    %load/vec4 v0000000000bb71f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %load/vec4 v0000000000bb73d0_0;
    %load/vec4 v0000000000bb8410_0;
    %cmp/e;
    %jmp/0xz  T_51.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bb7a10_0, 0, 2;
T_51.12 ;
    %load/vec4 v0000000000bb7c90_0;
    %load/vec4 v0000000000bb8410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bb8370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bb84b0_0, 0, 2;
T_51.14 ;
T_51.10 ;
    %load/vec4 v0000000000bb78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %load/vec4 v0000000000bb73d0_0;
    %load/vec4 v0000000000bb7150_0;
    %cmp/e;
    %jmp/0xz  T_51.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bb7a10_0, 0, 2;
T_51.18 ;
    %load/vec4 v0000000000bb7c90_0;
    %load/vec4 v0000000000bb7150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bb8370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.20, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bb84b0_0, 0, 2;
T_51.20 ;
T_51.16 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a56de0;
T_52 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bccda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc5160_0, 0, 32;
T_52.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000bccda0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000bccda0_0, "%b", v0000000000bc70a0_0 {0 0 0};
    %store/vec4 v0000000000bc7000_0, 0, 32;
    %load/vec4 v0000000000bc70a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bc5160_0;
    %store/vec4a v0000000000bba6a0, 4, 0;
    %load/vec4 v0000000000bc5160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc5160_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 92 "$fclose", v0000000000bccda0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7fa0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bc7fa0_0;
    %store/vec4 v0000000000bc5160_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000a56de0;
T_53 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bccda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc5160_0, 0, 32;
T_53.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000bccda0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000bccda0_0, "%b", v0000000000bc70a0_0 {0 0 0};
    %store/vec4 v0000000000bc7000_0, 0, 32;
    %load/vec4 v0000000000bc70a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bc5160_0;
    %store/vec4a v0000000000bb75b0, 4, 0;
    %load/vec4 v0000000000bc5160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bc5160_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 108 "$fclose", v0000000000bccda0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc6ce0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bc6ce0_0;
    %store/vec4 v0000000000bc5160_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000a56de0;
T_54 ;
    %delay 350, 0;
    %vpi_call 2 247 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000a56de0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc6f60_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000bc6f60_0;
    %inv;
    %store/vec4 v0000000000bc6f60_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000a56de0;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7460_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000000000a56de0;
T_57 ;
    %vpi_call 2 374 "$monitor", " DataIn = %d | Address: %d | ReadWrite: %d | Size = %b | Data_RAM_Out: %b  at time: %0d", v0000000000bc6600_0, v0000000000bc44e0_0, v0000000000bc4bc0_0, v0000000000bc7d20_0, v0000000000bc5f20_0, $time {0 0 0};
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
