// Seed: 2674760799
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output uwire id_4,
    input logic id_5
);
  assign id_4[1] = 1;
  assign id_0 = id_3;
endmodule
