@I [HLS-0] Workspace /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3 opened at Sun Sep 27 19:37:29 CDT 2015
@I [HLS-100] Command 'open_solution' returned 0; elapsed 0.004311Total elapsed time: 0.234 sec.
@I [HLS-100] Command "set_part xc7k160tfbg484-2 "
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7:xc7k160t:fbg484:-2 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 9e-06Total elapsed time: 0.237 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 1e-05Total elapsed time: 0.237 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 4.5e-05Total elapsed time: 0.238 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/kintex7 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000312Total elapsed time: 0.238 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000106Total elapsed time: 0.238 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000202Total elapsed time: 0.239 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000161Total elapsed time: 0.239 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000113Total elapsed time: 0.239 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001162Total elapsed time: 0.239 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00016Total elapsed time: 0.239 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000121Total elapsed time: 0.240 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 6.3e-05Total elapsed time: 0.240 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 5.9e-05Total elapsed time: 0.240 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003194Total elapsed time: 0.241 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000422Total elapsed time: 0.242 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00034Total elapsed time: 0.242 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 9e-05Total elapsed time: 0.244 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 6.9e-05Total elapsed time: 0.244 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 6.5e-05Total elapsed time: 0.245 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000252Total elapsed time: 0.245 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000372Total elapsed time: 0.245 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001433Total elapsed time: 0.245 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 7e-05Total elapsed time: 0.245 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 3e-06Total elapsed time: 0.246 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 50950} {LUT 203800}    {FF 407600} {DSP48E 840}    {BRAM 890}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 1.4e-05Total elapsed time: 0.246 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 3e-06Total elapsed time: 0.246 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.009145Total elapsed time: 0.247 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000774Total elapsed time: 0.248 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000276Total elapsed time: 0.248 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001258Total elapsed time: 0.250 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001832Total elapsed time: 0.252 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004252Total elapsed time: 0.257 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006219Total elapsed time: 0.257 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00681Total elapsed time: 0.264 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007242Total elapsed time: 0.272 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.078261Total elapsed time: 0.356 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/struct/list.tcl "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000501Total elapsed time: 0.368 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001116Total elapsed time: 0.368 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/tps/tcl/tcllib1.11.1/math/bignum.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000507Total elapsed time: 0.376 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02422Total elapsed time: 0.381 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003947Total elapsed time: 0.385 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000523Total elapsed time: 0.386 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.130481Total elapsed time: 0.386 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000228Total elapsed time: 0.388 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.133223Total elapsed time: 0.388 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.133343Total elapsed time: 0.388 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 8e-06Total elapsed time: 0.389 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 25350} {LUT 101400}    {FF 202800} {DSP48E 600}    {BRAM 650}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 5.3e-05Total elapsed time: 0.389 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 4e-06Total elapsed time: 0.390 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.145553Total elapsed time: 0.390 sec.
@I [HLS-100] Command "add_library xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 3e-05Total elapsed time: 0.391 sec.
@I [HLS-100] Command "license_exists VIVADO_HLS "
@I [HLS-100] Command 'license_exists' returned 0; elapsed 6e-06Total elapsed time: 0.392 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 5e-06Total elapsed time: 0.392 sec.
@I [HLS-100] Command "import_lib /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/kintex7_fpv6 "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001713Total elapsed time: 0.393 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000259Total elapsed time: 0.399 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000117Total elapsed time: 0.399 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000121Total elapsed time: 0.400 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000427Total elapsed time: 0.400 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000895Total elapsed time: 0.401 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003394Total elapsed time: 0.402 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004563Total elapsed time: 0.403 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.014951Total elapsed time: 0.407 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000984Total elapsed time: 0.408 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001138Total elapsed time: 0.408 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.017885Total elapsed time: 0.408 sec.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-2'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.166197Total elapsed time: 0.409 sec.
@I [HLS-100] Command "create_clock -period 10 -name default "
@I [HLS-100] Command "config_clock -quiet -name default -period 10 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0.000185Total elapsed time: 0.410 sec.
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.000949Total elapsed time: 0.410 sec.
@I [HLS-100] Command "source ./fir_prj/solution3/directives.tcl "
@I [HLS-100] Command "set_directive_resource -core RAM_1P_BRAM fir c "
@I [HLS-100] Command 'set_directive_resource' returned 0; elapsed 0.000184Total elapsed time: 0.411 sec.
@I [HLS-100] Command "set_directive_unroll fir/Shift_Accum_Loop "
@I [HLS-100] Command 'set_directive_unroll' returned 0; elapsed 0.00011Total elapsed time: 0.411 sec.
@I [HLS-100] Command "set_directive_array_partition -type complete -dim 1 fir shift_reg "
@I [HLS-100] Command 'set_directive_array_partition' returned 0; elapsed 8.8e-05Total elapsed time: 0.411 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000623Total elapsed time: 0.411 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'fir.c' ... 
@0 [HLS-0] Analyzing design file 'fir.c' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  "fir.c"  -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.00.o"

@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0.000114Total elapsed time: 0.460 sec.
@I [HLS-0] Syntax Checker time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "fir.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredc core=RAM_1P_BRAM 
@I [HLS-0] Setting directive 'UNROLL' 
@I [HLS-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredshift_reg complete=positionBoolean0type dim=1 
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0.000241Total elapsed time: 0.503 sec.
@I [HLS-0] Marker-Pragma convertor: /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c.ap-line.c /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c.ap-line.c.CXX 1
@I [HLS-0] 
Source processor: exec /opt/Xilinx/Vivado_HLS/2015.1/tps/lnx64/jre/bin/java -Xmx512m -classpath   "/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/autopilot.sourceprocessor.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/com.ibm.icu_4.4.2.v20110208.jar:/opt/Xilinx/Vivado_HLS/2015.1/lib/classes/jargs.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.0.v20140514-1158.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.0.v20140514-1158.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.0.v20140514-1158.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar:/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c.ap-line.c"  -m "fir" -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c.ap-cdt.c" -c --pp --directive /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/solution3.directive --source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir.c --error /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S MulnS MuxnS" --ca --gf --df --pd --p2d /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db --sd --scff /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pp.0.c.ap-cdt.c /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pragma.0.c /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pragma.0.c.ap-line.CXX 0
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000123Total elapsed time: 1.389 sec.
@I [HLS-0] CDT processor time: 0 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pragma.2.c"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado_HLS/2015.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot" -I "/opt/Xilinx/Vivado_HLS/2015.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.g.bc"
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 8.8e-05Total elapsed time: 1.522 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.1/lnx64/lib -lm_basic -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.g.bc"  -disable-opt  -L/opt/Xilinx/Vivado_HLS/2015.1/lnx64/lib -lm_basic -o "/home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 1.5e-05Total elapsed time: 1.608 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top fir  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.0.bc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 7.1e-05Total elapsed time: 1.704 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.1.bc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.2.prechk.bc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.2.bc -f  -phase syn-check
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.g.1.bc to /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db -type-info -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -disable-agg-range -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -directive-preproc -function-uniquify -directive-preproc -mem2reg -dse -dce  -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg -dce -loop-simplify -simplifycfg -loop-stream -instcombine -simplifycfg -dce -globaldce  -fs-prep-check-ap-stream -fs-prep-legalize-global -fs-prep-legalize-stream-variable  -function-stream -dce -globaldce  -array-streaming -instcombine -simplifycfg -dce    -group-axi-access    -simplifycfg -dce -loop-delete  -norm-name  /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.1.bc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.1.tmp.bc -f
@I [XFORM-501] Unrolling loop 'Shift_Accum_Loop' (fir.c:65) in function 'fir' completely.
@I [XFORM-101] Partitioning array 'shift_reg'  in dimension 1 completely.
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg   -norm-name /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.1.tmp.bc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [XFORM-11] Balancing expressions in function 'fir' (fir.c:49)...10 expression(s) balanced.
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 6.1e-05Total elapsed time: 1.950 sec.
@I [HLS-0] build ssdm: transform -hls -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -array-streaming -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -scalar-propagation  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -loop-simplify -phi-opt -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -norm-name -legalize -read-loop-dep -dce -bitwidth   -cdfg-build  /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.2.bc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 5.6e-05Total elapsed time: 2.27 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 0.305217Total elapsed time: 2.47 sec.
@I [HLS-111] Elapsed time: 0.693288 seconds; current memory usage: 52.2 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 0.345372Total elapsed time: 2.47 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'fir' ...
@0 [HLS-0] Synthesizing 'fir' ...
@I [HLS-100] Command "ap_set_top_model fir "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 3.5e-05Total elapsed time: 2.48 sec.
@I [HLS-100] Command "get_model_list fir -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 2.1e-05Total elapsed time: 2.48 sec.
@I [HLS-100] Command "preproc_iomode -model fir "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0.000536Total elapsed time: 2.51 sec.
@I [HLS-100] Command "get_model_list fir -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 1.1e-05Total elapsed time: 2.51 sec.
@I [HLS-0] Model list for configure: fir
@I [HLS-0] Configuring Module : fir ...
@I [HLS-100] Command "set_default_model fir "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 2.6e-05Total elapsed time: 2.51 sec.
@I [HLS-100] Command "apply_spec_resource_limit fir "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 1.1e-05Total elapsed time: 2.51 sec.
@I [HLS-0] Model list for preprocess: fir
@I [HLS-0] Preprocessing Module: fir ...
@I [HLS-100] Command "set_default_model fir "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 1.2e-05Total elapsed time: 2.51 sec.
@I [HLS-100] Command "cdfg_preprocess -model fir "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.000728Total elapsed time: 2.53 sec.
@I [HLS-100] Command "rtl_gen_preprocess fir "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.000374Total elapsed time: 2.53 sec.
@I [HLS-0] Model list for synthesis: fir
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir' 
@0 [HLS-0] -- Scheduling module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model fir "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 1.9e-05Total elapsed time: 2.54 sec.
@I [HLS-100] Command "schedule -model fir "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.15955Total elapsed time: 2.217 sec.
@I [HLS-111] Elapsed time: 0.162926 seconds; current memory usage: 52.9 MB.
@I [HLS-100] Command "report -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.002274Total elapsed time: 2.222 sec.
@I [HLS-100] Command "db_write -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.003781Total elapsed time: 2.228 sec.
@I [HLS-0] Finish scheduling fir.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir' 
@0 [HLS-0] -- Exploring micro-architecture for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model fir "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 6.8e-05Total elapsed time: 2.229 sec.
@I [HLS-100] Command "bind -model fir "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=fir
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.024691Total elapsed time: 2.259 sec.
@I [HLS-111] Elapsed time: 0.032112 seconds; current memory usage: 53.2 MB.
@I [HLS-100] Command "report -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.07005Total elapsed time: 2.331 sec.
@I [HLS-100] Command "db_write -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.004239Total elapsed time: 2.335 sec.
@I [HLS-0] Finish binding fir.
@I [HLS-100] Command "get_model_list fir -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 1.9e-05Total elapsed time: 2.335 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess fir "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.000526Total elapsed time: 2.336 sec.
@I [HLS-0] Model list for RTL generation: fir
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir' 
@0 [HLS-0] -- Generating RTL for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model fir -vendor xilinx -mg_file /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'fir/c' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir/x' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'shift_reg_9' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_8' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_7' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_6' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_5' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_4' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_3' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_2' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_1' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_0' is power-on initialization.
@I [RTGEN-100] Generating core module 'fir_mul_32s_32s_32_3': 11 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.014813Total elapsed time: 2.358 sec.
@I [HLS-111] Elapsed time: 0.090878 seconds; current memory usage: 53.9 MB.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000171Total elapsed time: 2.359 sec.
@I [HLS-100] Command "gen_rtl fir -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/syn/systemc/fir -synmodules fir "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.002148Total elapsed time: 2.363 sec.
@I [HLS-100] Command "gen_rtl fir -istop -style xilinx -f -lang vhdl -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/syn/vhdl/fir "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.02166Total elapsed time: 2.401 sec.
@I [HLS-100] Command "gen_rtl fir -istop -style xilinx -f -lang vlog -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/syn/verilog/fir "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.024544Total elapsed time: 2.439 sec.
@I [HLS-100] Command "export_constraint_db -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 7.4e-05Total elapsed time: 2.440 sec.
@I [HLS-100] Command "report -model fir -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.046886Total elapsed time: 2.487 sec.
@I [HLS-100] Command "gen_tb_info fir -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir -p /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.000399Total elapsed time: 2.488 sec.
@I [HLS-100] Command "report -model fir -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/syn/report/fir_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.020882Total elapsed time: 2.509 sec.
@I [HLS-100] Command "report -model fir -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/syn/report/fir_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.021674Total elapsed time: 2.531 sec.
@I [HLS-100] Command "report -model fir -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.088755Total elapsed time: 2.620 sec.
@I [HLS-100] Command "db_write -model fir -o /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.026117Total elapsed time: 2.646 sec.
@I [HLS-100] Command "sc_get_clocks fir "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 8e-06Total elapsed time: 2.659 sec.
@I [HLS-100] Command "sc_get_portdomain fir "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 2e-06Total elapsed time: 2.659 sec.
@I [HLS-0] Model list for RTL component generation: fir
@I [HLS-0] Handling components in module [fir] ... 
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.compgen.tcl "
@I [HLS-0] Found component fir_mul_32s_32s_32_3.
@I [HLS-0] Append model fir_mul_32s_32s_32_3
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.00042Total elapsed time: 2.660 sec.
@I [HLS-0] Append model fir
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: fir_mul_32s_32s_32_3 fir
@I [HLS-0] To file: write model fir_mul_32s_32s_32_3
@I [HLS-0] To file: write model fir
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.000122Total elapsed time: 2.661 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000138Total elapsed time: 2.663 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000421Total elapsed time: 2.663 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000867Total elapsed time: 2.664 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000263Total elapsed time: 2.664 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000721Total elapsed time: 2.665 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 7.4e-05Total elapsed time: 2.665 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000108Total elapsed time: 2.665 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/kintex7.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000982Total elapsed time: 2.667 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000377Total elapsed time: 2.667 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001693Total elapsed time: 2.669 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002001Total elapsed time: 2.671 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004399Total elapsed time: 2.675 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006587Total elapsed time: 2.675 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006199Total elapsed time: 2.682 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005331Total elapsed time: 2.687 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.070304Total elapsed time: 2.758 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.023097Total elapsed time: 2.781 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002282Total elapsed time: 2.783 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000117Total elapsed time: 2.784 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.11778Total elapsed time: 2.784 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000103Total elapsed time: 2.785 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.119237Total elapsed time: 2.785 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.119331Total elapsed time: 2.785 sec.
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen "
@I [HLS-100] Command "source /opt/Xilinx/Vivado_HLS/2015.1/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001653Total elapsed time: 2.787 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001768Total elapsed time: 2.787 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000157Total elapsed time: 2.787 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000154Total elapsed time: 2.788 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.000102Total elapsed time: 2.788 sec.
@I [HLS-100] Command "source /home/parallels/source_code/ECE_527_testing_code/testing_code/HLS_demo_code/Vivado_HLS_Tutorial/Introduction/lab3/fir_prj/solution3/.autopilot/db/fir.compgen.tcl "
@I [RTMG-282] Generating pipelined core: 'fir_mul_32s_32s_32_3_Mul3S_0'
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.012899Total elapsed time: 2.801 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir'.
@I [WVHDL-304] Generating RTL VHDL for 'fir'.
@I [WVLOG-307] Generating RTL Verilog for 'fir'.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 0.697989Total elapsed time: 2.804 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 1.04348Total elapsed time: 2.804 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 1.22165Total elapsed time: 2.804 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.001618Total elapsed time: 2.806 sec.
