
always @(posedge clk)begin
	if(rst_32)
		state_32 <= 0;
	else
		case (state_32)
			INIT_32: 								state_32 <= IDLE_32;

/*idle state*/

/*read state*/

/*write state*/
		endcase
end

/*read block for fifo_32*/

always @(posedge clk)begin
	if(rst_32)begin
/*user defined init*/
	end
	else if (state_32 >= RCV_DATA_32_0)begin
/*user defined rcv*/
	end
end

/*user assign*/