

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 12:22:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Pool_Col_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 2.280 us | 2.280 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       56|       56|         7|          -|          -|     8|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |        4|        4|         2|          1|          1|     4|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     326|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     132|    -|
|Register         |        -|      -|      81|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      81|     524|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_232_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln13_1_fu_563_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln20_fu_366_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln25_fu_400_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_fu_424_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln35_1_fu_548_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_535_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_558_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_238_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_405_p2              |     +    |      0|  0|  10|           2|           2|
    |mpc_fu_434_p2            |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_372_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_300_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_1_fu_518_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_294_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_512_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_226_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln13_fu_244_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_288_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_360_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln23_fu_378_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_482_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_494_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_500_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_476_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_306_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_506_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_488_p2        |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_524_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_569_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln25_1_fu_326_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_334_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_3_fu_384_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_4_fu_392_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_fu_312_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_258_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_2_fu_274_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_250_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_282_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 326|         130|         114|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_mpr_0_phi_fu_183_p4  |   9|          2|    2|          4|
    |c_0_reg_157                     |   9|          2|    2|          4|
    |f_0_reg_123                     |   9|          2|    2|          4|
    |indvar_flatten23_reg_112        |   9|          2|    4|          8|
    |indvar_flatten7_reg_134         |   9|          2|    4|          8|
    |indvar_flatten_reg_168          |   9|          2|    3|          6|
    |max_1_reg_190                   |   9|          2|   32|         64|
    |mpc_0_reg_203                   |   9|          2|    2|          4|
    |mpr_0_reg_179                   |   9|          2|    2|          4|
    |r_0_reg_146                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 132|         28|   57|        118|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_580          |   4|   0|    4|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_157               |   2|   0|    2|          0|
    |f_0_reg_123               |   2|   0|    2|          0|
    |icmp_ln13_reg_585         |   1|   0|    1|          0|
    |icmp_ln20_reg_631         |   1|   0|    1|          0|
    |indvar_flatten23_reg_112  |   4|   0|    4|          0|
    |indvar_flatten7_reg_134   |   4|   0|    4|          0|
    |indvar_flatten_reg_168    |   3|   0|    3|          0|
    |max_1_reg_190             |  32|   0|   32|          0|
    |mpc_0_reg_203             |   2|   0|    2|          0|
    |mpr_0_reg_179             |   2|   0|    2|          0|
    |r_0_reg_146               |   2|   0|    2|          0|
    |select_ln25_1_reg_611     |   1|   0|    2|          1|
    |select_ln25_2_reg_616     |   2|   0|    2|          0|
    |select_ln25_4_reg_640     |   2|   0|    2|          0|
    |select_ln25_reg_605       |   2|   0|    2|          0|
    |select_ln28_1_reg_590     |   2|   0|    2|          0|
    |shl_ln26_reg_626          |   1|   0|    2|          1|
    |zext_ln28_1_reg_600       |   2|   0|    5|          3|
    |zext_ln28_reg_595         |   2|   0|    6|          4|
    |zext_ln35_reg_621         |   2|   0|    4|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  81|   0|   92|         11|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i4 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [pooling.cpp:10]   --->   Operation 10 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_1, %Col_Loop_end ]" [pooling.cpp:28]   --->   Operation 11 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i4 [ 0, %0 ], [ %select_ln13, %Col_Loop_end ]" [pooling.cpp:13]   --->   Operation 12 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln25_2, %Col_Loop_end ]" [pooling.cpp:25]   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 15 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %indvar_flatten23, -8" [pooling.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%add_ln10 = add i4 1, %indvar_flatten23" [pooling.cpp:10]   --->   Operation 17 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Col_Loop_begin" [pooling.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 19 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 21 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i4 %indvar_flatten7, 4" [pooling.cpp:13]   --->   Operation 22 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.62ns)   --->   "%select_ln28 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 23 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.62ns)   --->   "%select_ln28_1 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 24 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_1 to i6" [pooling.cpp:28]   --->   Operation 25 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_1 to i5" [pooling.cpp:28]   --->   Operation 26 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%select_ln28_2 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 27 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 28 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 30 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28" [pooling.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25 = or i1 %and_ln28_2, %icmp_ln13" [pooling.cpp:25]   --->   Operation 33 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %or_ln25, i2 0, i2 %c_0" [pooling.cpp:25]   --->   Operation 34 'select' 'select_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 35 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln28_2, i2 %shl_ln25_1, i2 %select_ln28_2" [pooling.cpp:25]   --->   Operation 36 'select' 'select_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%select_ln25_2 = select i1 %and_ln28_2, i2 %r, i2 %select_ln28" [pooling.cpp:25]   --->   Operation 37 'select' 'select_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln25_2, i1 false)" [pooling.cpp:35]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp_1 to i4" [pooling.cpp:35]   --->   Operation 39 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %select_ln25, 1" [pooling.cpp:26]   --->   Operation 42 'shl' 'shl_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:20]   --->   Operation 43 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 44 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Col_Loop ]" [pooling.cpp:20]   --->   Operation 45 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %select_ln25_4, %Pool_Col_Loop ]" [pooling.cpp:25]   --->   Operation 46 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%max_1 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_2, %Pool_Col_Loop ]"   --->   Operation 47 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 48 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp eq i3 %indvar_flatten, -4" [pooling.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.18ns)   --->   "%add_ln20 = add i3 %indvar_flatten, 1" [pooling.cpp:20]   --->   Operation 50 'add' 'add_ln20' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Col_Loop" [pooling.cpp:20]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.00ns)   --->   "%mpr = add i2 1, %mpr_0" [pooling.cpp:20]   --->   Operation 52 'add' 'mpr' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [pooling.cpp:23]   --->   Operation 53 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.62ns)   --->   "%select_ln25_3 = select i1 %icmp_ln23, i2 0, i2 %mpc_0" [pooling.cpp:25]   --->   Operation 54 'select' 'select_ln25_3' <Predicate = (!icmp_ln20)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.62ns)   --->   "%select_ln25_4 = select i1 %icmp_ln23, i2 %mpr, i2 %mpr_0" [pooling.cpp:25]   --->   Operation 55 'select' 'select_ln25_4' <Predicate = (!icmp_ln20)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.00ns)   --->   "%add_ln25 = add i2 %select_ln25_1, %select_ln25_4" [pooling.cpp:25]   --->   Operation 56 'add' 'add_ln25' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "%j = add i2 %shl_ln26, %select_ln25_3" [pooling.cpp:26]   --->   Operation 57 'add' 'j' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln25, i2 %j, i1 false)" [pooling.cpp:28]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %tmp_s to i6" [pooling.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.36ns)   --->   "%add_ln28 = add i6 %zext_ln28, %zext_ln28_2" [pooling.cpp:28]   --->   Operation 60 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 62 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.66ns)   --->   "%max = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 63 'load' 'max' <Predicate = (!icmp_ln20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 64 [1/1] (1.00ns)   --->   "%mpc = add i2 1, %select_ln25_3" [pooling.cpp:23]   --->   Operation 64 'add' 'mpc' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 19.6>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [pooling.cpp:24]   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [pooling.cpp:24]   --->   Operation 68 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [pooling.cpp:25]   --->   Operation 69 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (2.66ns)   --->   "%max = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 70 'load' 'max' <Predicate = (!icmp_ln20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %max to i32" [pooling.cpp:28]   --->   Operation 71 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 72 'partselect' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 73 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1 to i32" [pooling.cpp:28]   --->   Operation 74 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 75 'partselect' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 76 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp, -1" [pooling.cpp:28]   --->   Operation 77 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 78 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 79 'or' 'or_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 80 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 82 'or' 'or_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 83 'and' 'and_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %max, %max_1" [pooling.cpp:28]   --->   Operation 84 'fcmp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_7" [pooling.cpp:28]   --->   Operation 85 'and' 'and_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.61ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln28_1, float %max, float %max_1" [pooling.cpp:28]   --->   Operation 86 'select' 'max_2' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_5) nounwind" [pooling.cpp:32]   --->   Operation 87 'specregionend' 'empty_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 88 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.97>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %select_ln25 to i4" [pooling.cpp:35]   --->   Operation 89 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln35_1" [pooling.cpp:35]   --->   Operation 90 'add' 'add_ln35' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_10_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 91 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %tmp_10_cast, %zext_ln28_1" [pooling.cpp:35]   --->   Operation 92 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 93 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pooling.cpp:35]   --->   Operation 94 'getelementptr' 'max_pool_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.42ns)   --->   "store float %max_1, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 96 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln25, 1" [pooling.cpp:16]   --->   Operation 97 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.36ns)   --->   "%add_ln13_1 = add i4 %indvar_flatten7, 1" [pooling.cpp:13]   --->   Operation 98 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.65ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i4 1, i4 %add_ln13_1" [pooling.cpp:13]   --->   Operation 99 'select' 'select_ln13' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:16]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln10             (br               ) [ 011111]
indvar_flatten23    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten7     (phi              ) [ 001111]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
shl_ln25            (shl              ) [ 000000]
icmp_ln10           (icmp             ) [ 001111]
add_ln10            (add              ) [ 011111]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
empty_6             (speclooptripcount) [ 000000]
icmp_ln13           (icmp             ) [ 000111]
select_ln28         (select           ) [ 000000]
select_ln28_1       (select           ) [ 011111]
zext_ln28           (zext             ) [ 000110]
zext_ln28_1         (zext             ) [ 000111]
select_ln28_2       (select           ) [ 000000]
xor_ln28            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln28_2          (and              ) [ 000000]
r                   (add              ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
or_ln25             (or               ) [ 000000]
select_ln25         (select           ) [ 000111]
shl_ln25_1          (shl              ) [ 000000]
select_ln25_1       (select           ) [ 000110]
select_ln25_2       (select           ) [ 011111]
tmp_1               (bitconcatenate   ) [ 000000]
zext_ln35           (zext             ) [ 000111]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000111]
shl_ln26            (shl              ) [ 000110]
br_ln20             (br               ) [ 001111]
ret_ln39            (ret              ) [ 000000]
indvar_flatten      (phi              ) [ 000100]
mpr_0               (phi              ) [ 000100]
max_1               (phi              ) [ 000111]
mpc_0               (phi              ) [ 000100]
icmp_ln20           (icmp             ) [ 001111]
add_ln20            (add              ) [ 001111]
br_ln20             (br               ) [ 000000]
mpr                 (add              ) [ 000000]
icmp_ln23           (icmp             ) [ 000000]
select_ln25_3       (select           ) [ 000000]
select_ln25_4       (select           ) [ 001111]
add_ln25            (add              ) [ 000000]
j                   (add              ) [ 000000]
tmp_s               (bitconcatenate   ) [ 000000]
zext_ln28_2         (zext             ) [ 000000]
add_ln28            (add              ) [ 000000]
zext_ln28_3         (zext             ) [ 000000]
conv_1_out_addr     (getelementptr    ) [ 000110]
mpc                 (add              ) [ 001111]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
specloopname_ln24   (specloopname     ) [ 000000]
tmp_5               (specregionbegin  ) [ 000000]
specpipeline_ln25   (specpipeline     ) [ 000000]
max                 (load             ) [ 000000]
bitcast_ln28        (bitcast          ) [ 000000]
tmp                 (partselect       ) [ 000000]
trunc_ln28          (trunc            ) [ 000000]
bitcast_ln28_1      (bitcast          ) [ 000000]
tmp_6               (partselect       ) [ 000000]
trunc_ln28_1        (trunc            ) [ 000000]
icmp_ln28           (icmp             ) [ 000000]
icmp_ln28_1         (icmp             ) [ 000000]
or_ln28             (or               ) [ 000000]
icmp_ln28_2         (icmp             ) [ 000000]
icmp_ln28_3         (icmp             ) [ 000000]
or_ln28_1           (or               ) [ 000000]
and_ln28            (and              ) [ 000000]
tmp_7               (fcmp             ) [ 000000]
and_ln28_1          (and              ) [ 000000]
max_2               (select           ) [ 001111]
empty_4             (specregionend    ) [ 000000]
br_ln0              (br               ) [ 001111]
zext_ln35_1         (zext             ) [ 000000]
add_ln35            (add              ) [ 000000]
tmp_10_cast         (bitconcatenate   ) [ 000000]
add_ln35_1          (add              ) [ 000000]
zext_ln35_2         (zext             ) [ 000000]
max_pool_1_out_addr (getelementptr    ) [ 000000]
store_ln35          (store            ) [ 000000]
empty_5             (specregionend    ) [ 000000]
c                   (add              ) [ 011111]
add_ln13_1          (add              ) [ 000000]
select_ln13         (select           ) [ 011111]
br_ln16             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="conv_1_out_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="max_pool_1_out_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln35_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="indvar_flatten23_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="1"/>
<pin id="114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten23_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="f_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="1"/>
<pin id="125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="f_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten7_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten7_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="r_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="1"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="2" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="c_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="2" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="mpr_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="mpr_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="max_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="max_1_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="mpc_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="mpc_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shl_ln25_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln10_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln10_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="f_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln13_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln28_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="2" slack="0"/>
<pin id="254" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln28_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln28_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln28_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln28_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln28_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln16_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln28_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="r_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln25_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln25_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="0" index="2" bw="2" slack="0"/>
<pin id="316" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln25_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln25_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="0" index="2" bw="2" slack="0"/>
<pin id="330" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln25_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="0" index="2" bw="2" slack="0"/>
<pin id="338" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln35_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln26_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln20_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln20_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mpr_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln23_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln25_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="2" slack="0"/>
<pin id="387" dir="0" index="2" bw="2" slack="0"/>
<pin id="388" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln25_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="0" index="2" bw="2" slack="0"/>
<pin id="396" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_4/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln25_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="1"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="j_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="1"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="0" index="2" bw="2" slack="0"/>
<pin id="414" dir="0" index="3" bw="1" slack="0"/>
<pin id="415" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln28_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln28_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="1"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln28_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mpc_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="bitcast_ln28_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln28_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="bitcast_ln28_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln28_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln28_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln28_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="23" slack="0"/>
<pin id="484" dir="0" index="1" bw="23" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln28_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln28_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln28_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="23" slack="0"/>
<pin id="502" dir="0" index="1" bw="23" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln28_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="and_ln28_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="and_ln28_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="max_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="1"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln35_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="2"/>
<pin id="534" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln35_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="2"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_10_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln35_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="2"/>
<pin id="551" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln35_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="c_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="2"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln13_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="2"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln13_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="2"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="0" index="2" bw="4" slack="0"/>
<pin id="573" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/5 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln10_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="580" class="1005" name="add_ln10_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="585" class="1005" name="icmp_ln13_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="590" class="1005" name="select_ln28_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="zext_ln28_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="1"/>
<pin id="597" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln28_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="2"/>
<pin id="602" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="select_ln25_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="2"/>
<pin id="607" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="611" class="1005" name="select_ln25_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="1"/>
<pin id="613" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln25_2_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="zext_ln35_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="2"/>
<pin id="623" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="626" class="1005" name="shl_ln26_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="1"/>
<pin id="628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln26 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln20_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln20_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="640" class="1005" name="select_ln25_4_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_4 "/>
</bind>
</comp>

<comp id="645" class="1005" name="conv_1_out_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="mpc_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="655" class="1005" name="max_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="c_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="1"/>
<pin id="662" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="665" class="1005" name="select_ln13_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="54" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="93" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="190" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="150" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="116" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="116" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="127" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="138" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="150" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="244" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="238" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="127" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="258" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="244" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="220" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="244" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="161" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="250" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="294" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="244" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="161" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="300" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="294" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="274" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="294" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="300" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="250" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="334" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="312" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="172" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="172" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="14" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="183" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="207" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="207" pin="4"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="378" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="372" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="183" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="384" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="410" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="438"><net_src comp="14" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="384" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="93" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="74" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="440" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="190" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="74" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="76" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="458" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="444" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="454" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="476" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="462" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="78" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="472" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="488" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="214" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="93" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="190" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="38" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="562"><net_src comp="14" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="134" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="18" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="18" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="563" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="579"><net_src comp="226" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="232" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="588"><net_src comp="244" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="593"><net_src comp="258" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="598"><net_src comp="266" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="603"><net_src comp="270" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="608"><net_src comp="312" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="614"><net_src comp="326" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="619"><net_src comp="334" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="624"><net_src comp="350" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="629"><net_src comp="354" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="634"><net_src comp="360" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="366" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="643"><net_src comp="392" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="648"><net_src comp="86" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="653"><net_src comp="434" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="658"><net_src comp="524" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="663"><net_src comp="558" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="668"><net_src comp="569" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln25 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		zext_ln28 : 3
		zext_ln28_1 : 3
		select_ln28_2 : 1
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_2 : 2
		r : 3
		or_ln25 : 2
		select_ln25 : 2
		shl_ln25_1 : 4
		select_ln25_1 : 4
		select_ln25_2 : 2
		tmp_1 : 3
		zext_ln35 : 4
		shl_ln26 : 3
	State 3
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		mpr : 1
		icmp_ln23 : 1
		select_ln25_3 : 2
		select_ln25_4 : 2
		add_ln25 : 3
		j : 3
		tmp_s : 4
		zext_ln28_2 : 5
		add_ln28 : 6
		zext_ln28_3 : 7
		conv_1_out_addr : 8
		max : 9
		mpc : 3
	State 4
		bitcast_ln28 : 1
		tmp : 2
		trunc_ln28 : 2
		tmp_6 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_7 : 1
		and_ln28_1 : 4
		max_2 : 4
		empty_4 : 1
	State 5
		add_ln35 : 1
		tmp_10_cast : 2
		add_ln35_1 : 3
		zext_ln35_2 : 4
		max_pool_1_out_addr : 5
		store_ln35 : 6
		select_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_232   |    0    |    0    |    13   |
|          |       f_fu_238       |    0    |    0    |    10   |
|          |       r_fu_300       |    0    |    0    |    10   |
|          |    add_ln20_fu_366   |    0    |    0    |    12   |
|          |      mpr_fu_372      |    0    |    0    |    10   |
|          |    add_ln25_fu_400   |    0    |    0    |    10   |
|    add   |       j_fu_405       |    0    |    0    |    10   |
|          |    add_ln28_fu_424   |    0    |    0    |    15   |
|          |      mpc_fu_434      |    0    |    0    |    10   |
|          |    add_ln35_fu_535   |    0    |    0    |    12   |
|          |   add_ln35_1_fu_548  |    0    |    0    |    15   |
|          |       c_fu_558       |    0    |    0    |    10   |
|          |   add_ln13_1_fu_563  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_226   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_244   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_288   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_360   |    0    |    0    |    9    |
|   icmp   |   icmp_ln23_fu_378   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_476   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_482  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_494  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_500  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_7_fu_214     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln28_fu_250  |    0    |    0    |    2    |
|          | select_ln28_1_fu_258 |    0    |    0    |    2    |
|          | select_ln28_2_fu_274 |    0    |    0    |    2    |
|          |  select_ln25_fu_312  |    0    |    0    |    2    |
|  select  | select_ln25_1_fu_326 |    0    |    0    |    2    |
|          | select_ln25_2_fu_334 |    0    |    0    |    2    |
|          | select_ln25_3_fu_384 |    0    |    0    |    2    |
|          | select_ln25_4_fu_392 |    0    |    0    |    2    |
|          |     max_2_fu_524     |    0    |    0    |    32   |
|          |  select_ln13_fu_569  |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_2_fu_294  |    0    |    0    |    2    |
|    and   |    and_ln28_fu_512   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_518  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_306    |    0    |    0    |    2    |
|    or    |    or_ln28_fu_488    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_506   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_282   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln25_fu_220   |    0    |    0    |    0    |
|    shl   |   shl_ln25_1_fu_320  |    0    |    0    |    0    |
|          |    shl_ln26_fu_354   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln28_fu_266   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_270  |    0    |    0    |    0    |
|          |   zext_ln35_fu_350   |    0    |    0    |    0    |
|   zext   |  zext_ln28_2_fu_420  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_429  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_532  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_553  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_342     |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_410     |    0    |    0    |    0    |
|          |  tmp_10_cast_fu_540  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_444      |    0    |    0    |    0    |
|          |     tmp_6_fu_462     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln28_fu_454  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_472 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   383   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln10_reg_580    |    4   |
|    add_ln20_reg_635    |    3   |
|       c_0_reg_157      |    2   |
|        c_reg_660       |    2   |
| conv_1_out_addr_reg_645|    5   |
|       f_0_reg_123      |    2   |
|    icmp_ln10_reg_576   |    1   |
|    icmp_ln13_reg_585   |    1   |
|    icmp_ln20_reg_631   |    1   |
|indvar_flatten23_reg_112|    4   |
| indvar_flatten7_reg_134|    4   |
| indvar_flatten_reg_168 |    3   |
|      max_1_reg_190     |   32   |
|      max_2_reg_655     |   32   |
|      mpc_0_reg_203     |    2   |
|       mpc_reg_650      |    2   |
|      mpr_0_reg_179     |    2   |
|       r_0_reg_146      |    2   |
|   select_ln13_reg_665  |    4   |
|  select_ln25_1_reg_611 |    2   |
|  select_ln25_2_reg_616 |    2   |
|  select_ln25_4_reg_640 |    2   |
|   select_ln25_reg_605  |    2   |
|  select_ln28_1_reg_590 |    2   |
|    shl_ln26_reg_626    |    2   |
|   zext_ln28_1_reg_600  |    5   |
|    zext_ln28_reg_595   |    6   |
|    zext_ln35_reg_621   |    4   |
+------------------------+--------+
|          Total         |   135  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_93    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten7_reg_134 |  p0  |   2  |   4  |    8   ||    9    |
|      max_1_reg_190      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   82   ||  3.549  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   383  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   135  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   135  |   410  |
+-----------+--------+--------+--------+--------+
