
*** Running vivado
    with args -log DS18B20_design_SENSOR_DS18B20_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DS18B20_design_SENSOR_DS18B20_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DS18B20_design_SENSOR_DS18B20_0_0.tcl -notrace
Command: synth_design -top DS18B20_design_SENSOR_DS18B20_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19684 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 312.266 ; gain = 79.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DS18B20_design_SENSOR_DS18B20_0_0' [c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/bd/DS18B20_design/ip/DS18B20_design_SENSOR_DS18B20_0_0/synth/DS18B20_design_SENSOR_DS18B20_0_0.vhd:71]
INFO: [Synth 8-3491] module 'SENSOR_DS18B20' declared at 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:14' bound to instance 'U0' of component 'SENSOR_DS18B20' [c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/bd/DS18B20_design/ip/DS18B20_design_SENSOR_DS18B20_0_0/synth/DS18B20_design_SENSOR_DS18B20_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'SENSOR_DS18B20' [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element timer_max_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element sampling_interval_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element family_code_ds18b20_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:414]
WARNING: [Synth 8-6014] Unused sequential element config_th_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:496]
WARNING: [Synth 8-6014] Unused sequential element config_tl_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:499]
WARNING: [Synth 8-6014] Unused sequential element config_resolution_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:502]
INFO: [Synth 8-4471] merging register 'o_temperature_toggle_reg' into 'buffer_temperature_toggle_reg' [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element o_temperature_toggle_reg was removed.  [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'SENSOR_DS18B20' (1#1) [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'DS18B20_design_SENSOR_DS18B20_0_0' (2#1) [c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.srcs/sources_1/bd/DS18B20_design/ip/DS18B20_design_SENSOR_DS18B20_0_0/synth/DS18B20_design_SENSOR_DS18B20_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 351.590 ; gain = 118.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 351.590 ; gain = 118.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 351.590 ; gain = 118.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "ow_out_data_read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ow_in_command" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ow_in_command" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ow_in_command" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ow_in_command" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bytes_transmitted" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ow_in_data_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "calculated_crc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "buffer_serial_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_temperature" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sensor_out_error" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 398.281 ; gain = 165.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	  19 Input     48 Bit        Muxes := 1     
	   8 Input     48 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 16    
	   5 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 5     
	   4 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 1     
	   8 Input     21 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SENSOR_DS18B20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	  19 Input     48 Bit        Muxes := 1     
	   8 Input     48 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 16    
	   5 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 5     
	   4 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 1     
	   8 Input     21 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   9 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/ow_in_data_write_reg[5]' (FDE) to 'U0/ow_in_data_write_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/bit_limit_io_reg[1]' (FDE) to 'U0/bit_limit_io_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/bit_limit_io_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/io_dq_O_retimed_reg )
INFO: [Synth 8-3332] Sequential element (U0/io_dq_O_retimed_reg) is unused and will be removed from module DS18B20_design_SENSOR_DS18B20_0_0.
INFO: [Synth 8-3332] Sequential element (U0/bit_limit_io_reg[2]) is unused and will be removed from module DS18B20_design_SENSOR_DS18B20_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |    43|
|3     |LUT2   |    61|
|4     |LUT3   |    26|
|5     |LUT4   |    41|
|6     |LUT5   |    49|
|7     |LUT6   |   177|
|8     |FDRE   |   208|
|9     |FDSE   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   640|
|2     |  U0     |SENSOR_DS18B20 |   638|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 554.051 ; gain = 320.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 586.652 ; gain = 356.109
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.runs/DS18B20_design_SENSOR_DS18B20_0_0_synth_1/DS18B20_design_SENSOR_DS18B20_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1033.113 ; gain = 446.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/DS18B20/DS18B20.runs/DS18B20_design_SENSOR_DS18B20_0_0_synth_1/DS18B20_design_SENSOR_DS18B20_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1033.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 11:42:02 2017...
