-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity edge_canny_detector_xFFindmax3x3_3_0_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    p_i00 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i01 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i02 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i10 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i11 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i12 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i20 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i21 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_i22 : IN STD_LOGIC_VECTOR (15 downto 0);
    angle : IN STD_LOGIC_VECTOR (7 downto 0);
    p_low_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
    p_high_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of edge_canny_detector_xFFindmax3x3_3_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal zext_ln886_fu_114_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln882_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln886_1_fu_154_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln886_2_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_1_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln870_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_5_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln870_1_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_6_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_1_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln870_2_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_2_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_7_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_7_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_6_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln86_1_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln86_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln86_2_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_fu_164_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln882_1_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_3_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln73_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_5_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln73_1_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_1_fu_280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln886_4_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_4_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_3_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_1_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_2_fu_306_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln882_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_5_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_1_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_3_fu_332_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal NMS_4_fu_358_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln46_2_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_2_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln59_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln59_3_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_3_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal NMS_5_fu_366_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln73_2_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln73_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln870_3_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln870_4_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln870_1_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln870_2_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln870_3_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln870_4_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln870_6_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln73_3_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln870_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln870_fu_484_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal NMS_6_fu_416_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    NMS_1_fu_280_p3 <= 
        NMS_fu_164_p3 when (and_ln86_2_fu_274_p2(0) = '1') else 
        ap_const_lv8_FF;
    NMS_2_fu_306_p3 <= 
        NMS_fu_164_p3 when (and_ln73_1_fu_300_p2(0) = '1') else 
        NMS_1_fu_280_p3;
    NMS_3_fu_332_p3 <= 
        NMS_fu_164_p3 when (and_ln59_1_fu_326_p2(0) = '1') else 
        NMS_2_fu_306_p3;
    NMS_4_fu_358_p3 <= 
        NMS_fu_164_p3 when (and_ln46_1_fu_352_p2(0) = '1') else 
        NMS_3_fu_332_p3;
    NMS_5_fu_366_p3 <= 
        NMS_4_fu_358_p3 when (icmp_ln886_fu_118_p2(0) = '1') else 
        ap_const_lv8_FF;
    NMS_6_fu_416_p3 <= 
        ap_const_lv8_FF when (or_ln59_fu_410_p2(0) = '1') else 
        NMS_5_fu_366_p3;
    NMS_fu_164_p3 <= 
        ap_const_lv8_0 when (icmp_ln886_2_fu_158_p2(0) = '1') else 
        ap_const_lv8_80;
    and_ln46_1_fu_352_p2 <= (icmp_ln886_1_fu_130_p2 and and_ln46_fu_346_p2);
    and_ln46_2_fu_374_p2 <= (xor_ln882_fu_142_p2 and icmp_ln886_1_fu_130_p2);
    and_ln46_3_fu_386_p2 <= (xor_ln46_fu_380_p2 and and_ln870_5_fu_340_p2);
    and_ln46_fu_346_p2 <= (xor_ln882_fu_142_p2 and and_ln870_5_fu_340_p2);
    and_ln59_1_fu_326_p2 <= (icmp_ln886_3_fu_172_p2 and and_ln59_fu_320_p2);
    and_ln59_2_fu_392_p2 <= (icmp_ln886_4_fu_178_p2 and icmp_ln886_3_fu_172_p2);
    and_ln59_3_fu_404_p2 <= (xor_ln59_fu_398_p2 and and_ln870_4_fu_314_p2);
    and_ln59_fu_320_p2 <= (icmp_ln886_4_fu_178_p2 and and_ln870_4_fu_314_p2);
    and_ln73_1_fu_300_p2 <= (icmp_ln886_5_fu_190_p2 and and_ln73_fu_294_p2);
    and_ln73_2_fu_424_p2 <= (xor_ln882_1_fu_202_p2 and icmp_ln886_5_fu_190_p2);
    and_ln73_3_fu_436_p2 <= (xor_ln73_fu_430_p2 and and_ln870_3_fu_288_p2);
    and_ln73_fu_294_p2 <= (xor_ln882_1_fu_202_p2 and and_ln870_3_fu_288_p2);
    and_ln86_1_fu_268_p2 <= (icmp_ln886_7_fu_220_p2 and icmp_ln886_6_fu_214_p2);
    and_ln86_2_fu_274_p2 <= (and_ln86_fu_262_p2 and and_ln86_1_fu_268_p2);
    and_ln86_fu_262_p2 <= (icmp_ln870_7_fu_208_p2 and and_ln870_2_fu_256_p2);
    and_ln870_1_fu_244_p2 <= (xor_ln870_1_fu_238_p2 and and_ln870_fu_232_p2);
    and_ln870_2_fu_256_p2 <= (xor_ln870_2_fu_250_p2 and and_ln870_1_fu_244_p2);
    and_ln870_3_fu_288_p2 <= (icmp_ln870_6_fu_184_p2 and and_ln870_1_fu_244_p2);
    and_ln870_4_fu_314_p2 <= (icmp_ln870_5_fu_148_p2 and and_ln870_fu_232_p2);
    and_ln870_5_fu_340_p2 <= (icmp_ln886_fu_118_p2 and icmp_ln870_fu_124_p2);
    and_ln870_6_fu_448_p2 <= (xor_ln870_3_fu_442_p2 and and_ln870_2_fu_256_p2);
    and_ln870_fu_232_p2 <= (xor_ln870_fu_226_p2 and icmp_ln886_fu_118_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln870_fu_484_p3 when (or_ln870_fu_492_p2(0) = '1') else 
        NMS_6_fu_416_p3;
    icmp_ln870_5_fu_148_p2 <= "1" when (angle = ap_const_lv8_2D) else "0";
    icmp_ln870_6_fu_184_p2 <= "1" when (angle = ap_const_lv8_5A) else "0";
    icmp_ln870_7_fu_208_p2 <= "1" when (angle = ap_const_lv8_87) else "0";
    icmp_ln870_fu_124_p2 <= "1" when (angle = ap_const_lv8_0) else "0";
    icmp_ln882_1_fu_196_p2 <= "1" when (signed(p_i11) < signed(p_i21)) else "0";
    icmp_ln882_fu_136_p2 <= "1" when (signed(p_i11) < signed(p_i12)) else "0";
    icmp_ln886_1_fu_130_p2 <= "1" when (signed(p_i11) > signed(p_i10)) else "0";
    icmp_ln886_2_fu_158_p2 <= "1" when (signed(zext_ln886_1_fu_154_p1) < signed(p_i11)) else "0";
    icmp_ln886_3_fu_172_p2 <= "1" when (signed(p_i11) > signed(p_i02)) else "0";
    icmp_ln886_4_fu_178_p2 <= "1" when (signed(p_i11) > signed(p_i20)) else "0";
    icmp_ln886_5_fu_190_p2 <= "1" when (signed(p_i11) > signed(p_i01)) else "0";
    icmp_ln886_6_fu_214_p2 <= "1" when (signed(p_i11) > signed(p_i00)) else "0";
    icmp_ln886_7_fu_220_p2 <= "1" when (signed(p_i11) > signed(p_i22)) else "0";
    icmp_ln886_fu_118_p2 <= "1" when (signed(zext_ln886_fu_114_p1) < signed(p_i11)) else "0";
    or_ln59_fu_410_p2 <= (and_ln59_3_fu_404_p2 or and_ln46_3_fu_386_p2);
    or_ln870_1_fu_460_p2 <= (xor_ln870_4_fu_454_p2 or icmp_ln870_fu_124_p2);
    or_ln870_2_fu_466_p2 <= (or_ln870_1_fu_460_p2 or icmp_ln870_5_fu_148_p2);
    or_ln870_3_fu_472_p2 <= (or_ln870_2_fu_466_p2 or icmp_ln870_6_fu_184_p2);
    or_ln870_4_fu_478_p2 <= (or_ln870_3_fu_472_p2 or icmp_ln870_7_fu_208_p2);
    or_ln870_fu_492_p2 <= (and_ln870_6_fu_448_p2 or and_ln73_3_fu_436_p2);
    select_ln870_fu_484_p3 <= 
        ap_const_lv8_FF when (or_ln870_4_fu_478_p2(0) = '1') else 
        ap_const_lv8_0;
    xor_ln46_fu_380_p2 <= (ap_const_lv1_1 xor and_ln46_2_fu_374_p2);
    xor_ln59_fu_398_p2 <= (ap_const_lv1_1 xor and_ln59_2_fu_392_p2);
    xor_ln73_fu_430_p2 <= (ap_const_lv1_1 xor and_ln73_2_fu_424_p2);
    xor_ln870_1_fu_238_p2 <= (icmp_ln870_5_fu_148_p2 xor ap_const_lv1_1);
    xor_ln870_2_fu_250_p2 <= (icmp_ln870_6_fu_184_p2 xor ap_const_lv1_1);
    xor_ln870_3_fu_442_p2 <= (icmp_ln870_7_fu_208_p2 xor ap_const_lv1_1);
    xor_ln870_4_fu_454_p2 <= (icmp_ln886_fu_118_p2 xor ap_const_lv1_1);
    xor_ln870_fu_226_p2 <= (icmp_ln870_fu_124_p2 xor ap_const_lv1_1);
    xor_ln882_1_fu_202_p2 <= (icmp_ln882_1_fu_196_p2 xor ap_const_lv1_1);
    xor_ln882_fu_142_p2 <= (icmp_ln882_fu_136_p2 xor ap_const_lv1_1);
    zext_ln886_1_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_high_threshold),16));
    zext_ln886_fu_114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_low_threshold),16));
end behav;
