Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 11 13:03:49 2022
| Host         : Akcil running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MULTS_timing_summary_routed.rpt -pb MULTS_timing_summary_routed.pb -rpx MULTS_timing_summary_routed.rpx -warn_on_violation
| Design       : MULTS
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.578        0.000                      0                   32        0.672        0.000                      0                   32        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.578        0.000                      0                   32        0.672        0.000                      0                   32        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.564ns (27.338%)  route 6.815ns (72.662%))
  Logic Levels:           17  (LUT2=2 LUT4=7 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.206    13.092    CLA7/CLA3/c0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124    13.216 r  CLA7/CLA3/c4_inferred_i_2__25/O
                         net (fo=2, routed)           0.424    13.640    CLA7/CLA3/c4_inferred_i_2__25_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  CLA7/CLA3/c4_inferred_i_1__25/O
                         net (fo=5, routed)           0.326    14.090    CLA7/CLA4/c0
    SLICE_X3Y27          LUT4 (Prop_lut4_I2_O)        0.124    14.214 r  CLA7/CLA4/c4_inferred_i_2__26/O
                         net (fo=2, routed)           0.161    14.375    CLA7/CLA4/c4_inferred_i_2__26_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    14.499 r  CLA7/CLA4/c3_inferred_i_1__26/O
                         net (fo=1, routed)           0.154    14.653    CLA7/CLA4/c3
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    14.777 r  CLA7/CLA4/result[15]_i_2/O
                         net (fo=1, routed)           0.000    14.777    sum7[15]
    SLICE_X3Y27          FDRE                                         r  result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.505    14.916    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  result_reg[15]/C
                         clock pessimism              0.445    15.361    
                         clock uncertainty           -0.035    15.326    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.029    15.355    result_reg[15]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.440ns (26.422%)  route 6.795ns (73.578%))
  Logic Levels:           16  (LUT2=2 LUT4=6 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.206    13.092    CLA7/CLA3/c0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124    13.216 r  CLA7/CLA3/c4_inferred_i_2__25/O
                         net (fo=2, routed)           0.424    13.640    CLA7/CLA3/c4_inferred_i_2__25_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  CLA7/CLA3/c4_inferred_i_1__25/O
                         net (fo=5, routed)           0.337    14.101    CLA7/CLA4/c0
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.124    14.225 r  CLA7/CLA4/c2_inferred_i_1__26/O
                         net (fo=1, routed)           0.284    14.509    CLA7/CLA4/c2
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.124    14.633 r  CLA7/CLA4/result[14]_i_1/O
                         net (fo=1, routed)           0.000    14.633    sum7[14]
    SLICE_X1Y25          FDRE                                         r  result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.913    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  result_reg[14]/C
                         clock pessimism              0.445    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.031    15.354    result_reg[14]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 2.440ns (26.896%)  route 6.632ns (73.104%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=6 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.206    13.092    CLA7/CLA3/c0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124    13.216 r  CLA7/CLA3/c4_inferred_i_2__25/O
                         net (fo=2, routed)           0.424    13.640    CLA7/CLA3/c4_inferred_i_2__25_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  CLA7/CLA3/c4_inferred_i_1__25/O
                         net (fo=5, routed)           0.307    14.071    CLA7/CLA4/c0
    SLICE_X1Y26          LUT3 (Prop_lut3_I1_O)        0.124    14.195 r  CLA7/CLA4/c1_inferred_i_1__22/O
                         net (fo=1, routed)           0.151    14.346    CLA7/CLA4/c1
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.124    14.470 r  CLA7/CLA4/result[13]_i_1/O
                         net (fo=1, routed)           0.000    14.470    sum7[13]
    SLICE_X1Y26          FDRE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.915    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  result_reg[13]/C
                         clock pessimism              0.445    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.031    15.356    result_reg[13]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 2.316ns (25.699%)  route 6.696ns (74.300%))
  Logic Levels:           15  (LUT2=2 LUT4=6 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.206    13.092    CLA7/CLA3/c0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124    13.216 r  CLA7/CLA3/c4_inferred_i_2__25/O
                         net (fo=2, routed)           0.592    13.808    CLA7/CLA3/c4_inferred_i_2__25_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.124    13.932 r  CLA7/CLA3/c3_inferred_i_1__25/O
                         net (fo=1, routed)           0.354    14.286    CLA7/CLA3/c3
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.124    14.410 r  CLA7/CLA3/result[11]_i_1/O
                         net (fo=1, routed)           0.000    14.410    sum7[11]
    SLICE_X2Y26          FDRE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.915    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  result_reg[11]/C
                         clock pessimism              0.445    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.077    15.402    result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                         -14.410    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.316ns (26.262%)  route 6.503ns (73.738%))
  Logic Levels:           15  (LUT2=2 LUT4=6 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.206    13.092    CLA7/CLA3/c0
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.124    13.216 r  CLA7/CLA3/c4_inferred_i_2__25/O
                         net (fo=2, routed)           0.424    13.640    CLA7/CLA3/c4_inferred_i_2__25_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  CLA7/CLA3/c4_inferred_i_1__25/O
                         net (fo=5, routed)           0.329    14.093    CLA7/CLA4/c0
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.124    14.217 r  CLA7/CLA4/result[12]_i_1/O
                         net (fo=1, routed)           0.000    14.217    sum7[12]
    SLICE_X3Y25          FDRE                                         r  result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.502    14.913    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  result_reg[12]/C
                         clock pessimism              0.445    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    15.352    result_reg[12]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -14.217    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 2.192ns (25.848%)  route 6.288ns (74.152%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT4=5 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.342    13.227    CLA7/CLA3/c0
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    13.351 r  CLA7/CLA3/c1_inferred_i_1__21/O
                         net (fo=1, routed)           0.403    13.754    CLA7/CLA3/c1
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124    13.878 r  CLA7/CLA3/result[9]_i_1/O
                         net (fo=1, routed)           0.000    13.878    sum7[9]
    SLICE_X5Y25          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.500    14.911    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.458    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.029    15.363    result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -13.878    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 2.192ns (25.703%)  route 6.336ns (74.297%))
  Logic Levels:           14  (LUT2=2 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.348    13.233    CLA7/CLA3/c0
    SLICE_X5Y25          LUT5 (Prop_lut5_I2_O)        0.124    13.357 r  CLA7/CLA3/c2_inferred_i_1__25/O
                         net (fo=1, routed)           0.445    13.802    CLA7/CLA3/c2
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.124    13.926 r  CLA7/CLA3/result[10]_i_1/O
                         net (fo=1, routed)           0.000    13.926    sum7[10]
    SLICE_X6Y25          FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.500    14.911    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  result_reg[10]/C
                         clock pessimism              0.458    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.081    15.415    result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 2.068ns (25.551%)  route 6.026ns (74.449%))
  Logic Levels:           13  (LUT2=2 LUT4=5 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.359    12.762    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.886 r  CLA7/CLA2/c4_inferred_i_1__24/O
                         net (fo=5, routed)           0.482    13.368    CLA7/CLA3/c0
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.124    13.492 r  CLA7/CLA3/result[8]_i_1/O
                         net (fo=1, routed)           0.000    13.492    sum7[8]
    SLICE_X1Y26          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.915    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.445    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.029    15.354    result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 2.068ns (26.120%)  route 5.849ns (73.880%))
  Logic Levels:           13  (LUT2=2 LUT4=5 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.188    12.279    CLA7/CLA2/c0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.403 r  CLA7/CLA2/c4_inferred_i_2__24/O
                         net (fo=2, routed)           0.362    12.765    CLA7/CLA2/c4_inferred_i_2__24_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.124    12.889 r  CLA7/CLA2/c3_inferred_i_1__24/O
                         net (fo=1, routed)           0.303    13.191    CLA7/CLA2/c3
    SLICE_X4Y25          LUT2 (Prop_lut2_I1_O)        0.124    13.315 r  CLA7/CLA2/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.315    sum7[7]
    SLICE_X4Y25          FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.500    14.911    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.458    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.029    15.363    result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 PP_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.944ns (24.412%)  route 6.019ns (75.588%))
  Logic Levels:           12  (LUT2=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.680    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.622     5.398    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  PP_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.854 r  PP_reg[4][7]/Q
                         net (fo=2, routed)           0.437     6.291    CLA3/CLA2/Q[3]
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.415 r  CLA3/CLA2/p3_inferred_i_1__1/O
                         net (fo=3, routed)           0.823     7.238    CLA3/CLA2/p3
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.362 r  CLA3/CLA2/c4_inferred_i_1__9/O
                         net (fo=6, routed)           0.550     7.912    CLA3/CLA3/c0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     8.036 r  CLA3/CLA3/c4_inferred_i_2__11/O
                         net (fo=2, routed)           0.531     8.566    CLA3/CLA3/c4_inferred_i_2__11_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.690 r  CLA3/CLA3/c3_inferred_i_1__11/O
                         net (fo=2, routed)           0.504     9.195    CLA3/CLA3/c3_2
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.124     9.319 r  CLA3/CLA3/g3_inferred_i_1__11/O
                         net (fo=1, routed)           0.645     9.964    CLA6/CLA3/g3
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  CLA6/CLA3/c4_inferred_i_1__20/O
                         net (fo=6, routed)           0.342    10.430    CLA6/CLA4/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    10.554 r  CLA6/CLA4/c4_inferred_i_2__22/O
                         net (fo=2, routed)           0.552    11.106    CLA6/CLA4/c4_inferred_i_2__22_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.230 r  CLA6/CLA4/c4_inferred_i_1__22/O
                         net (fo=5, routed)           0.302    11.531    CLA7/CLA1/c0
    SLICE_X4Y27          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  CLA7/CLA1/c4_inferred_i_2__23/O
                         net (fo=2, routed)           0.312    11.967    CLA7/CLA1/c4_inferred_i_2__23_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    12.091 r  CLA7/CLA1/c4_inferred_i_1__23/O
                         net (fo=5, routed)           0.527    12.618    CLA7/CLA2/c0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    12.742 r  CLA7/CLA2/c2_inferred_i_1__24/O
                         net (fo=1, routed)           0.495    13.237    CLA7/CLA2/c2
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.124    13.361 r  CLA7/CLA2/result[6]_i_1/O
                         net (fo=1, routed)           0.000    13.361    sum7[6]
    SLICE_X6Y25          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         1.400    11.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.919    13.319    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.500    14.911    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.458    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.077    15.411    result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                  2.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.794%)  route 0.508ns (73.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.119     2.454    result[15]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  result_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.347    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  result_reg[10]/C
                         clock pessimism             -0.574     1.773    
    SLICE_X6Y25          FDRE (Hold_fdre_C_R)         0.009     1.782    result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.794%)  route 0.508ns (73.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.119     2.454    result[15]_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.347    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  result_reg[6]/C
                         clock pessimism             -0.574     1.773    
    SLICE_X6Y25          FDRE (Hold_fdre_C_R)         0.009     1.782    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 PP_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.276ns (29.772%)  route 0.651ns (70.228%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.763    clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  PP_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.904 r  PP_reg[3][10]/Q
                         net (fo=4, routed)           0.171     2.076    CLA1/CLA3/c3_inferred_i_1__19_0
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.045     2.121 r  CLA1/CLA3/p2_inferred_i_1__5/O
                         net (fo=4, routed)           0.357     2.477    CLA5/CLA3/p2
    SLICE_X4Y25          LUT4 (Prop_lut4_I1_O)        0.045     2.522 r  CLA5/CLA3/p2_inferred_i_1__15/O
                         net (fo=3, routed)           0.123     2.645    CLA7/CLA3/p2
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.690 r  CLA7/CLA3/result[10]_i_1/O
                         net (fo=1, routed)           0.000     2.690    sum7[10]
    SLICE_X6Y25          FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.347    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  result_reg[10]/C
                         clock pessimism             -0.553     1.794    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121     1.915    result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 PP_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.276ns (29.495%)  route 0.660ns (70.505%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.764    clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  PP_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.905 r  PP_reg[4][4]/Q
                         net (fo=6, routed)           0.111     2.017    CLA3/CLA2/p0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.045     2.062 r  CLA3/CLA2/p0_inferred_i_1__8/O
                         net (fo=6, routed)           0.284     2.346    CLA5/CLA2/result_reg[4]_2
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.045     2.391 r  CLA5/CLA2/p0_inferred_i_1__14/O
                         net (fo=5, routed)           0.264     2.655    CLA7/CLA2/p0
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.700 r  CLA7/CLA2/result[4]_i_1/O
                         net (fo=1, routed)           0.000     2.700    sum7[4]
    SLICE_X6Y26          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     2.348    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  result_reg[4]/C
                         clock pessimism             -0.574     1.774    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120     1.894    result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.044%)  route 0.621ns (76.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.232     2.567    result[15]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  result_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.347    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  result_reg[9]/C
                         clock pessimism             -0.574     1.773    
    SLICE_X5Y25          FDRE (Hold_fdre_C_R)        -0.018     1.755    result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.920%)  route 0.626ns (77.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.236     2.572    result[15]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.848     2.347    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  result_reg[7]/C
                         clock pessimism             -0.574     1.773    
    SLICE_X4Y25          FDRE (Hold_fdre_C_R)        -0.018     1.755    result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.143%)  route 0.694ns (78.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.305     2.640    result[15]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  result_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     2.349    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  result_reg[12]/C
                         clock pessimism             -0.553     1.796    
    SLICE_X3Y25          FDRE (Hold_fdre_C_R)        -0.018     1.778    result_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.864%)  route 0.705ns (79.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.316     2.652    result[15]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     2.348    clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  result_reg[4]/C
                         clock pessimism             -0.574     1.774    
    SLICE_X6Y26          FDRE (Hold_fdre_C_R)         0.009     1.783    result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 PP_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.321ns (32.686%)  route 0.661ns (67.314%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.764    clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  PP_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.905 r  PP_reg[4][4]/Q
                         net (fo=6, routed)           0.111     2.017    CLA3/CLA2/p0
    SLICE_X6Y29          LUT4 (Prop_lut4_I1_O)        0.045     2.062 r  CLA3/CLA2/p0_inferred_i_1__8/O
                         net (fo=6, routed)           0.284     2.346    CLA5/CLA2/result_reg[4]_2
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.045     2.391 r  CLA5/CLA2/p0_inferred_i_1__14/O
                         net (fo=5, routed)           0.214     2.605    CLA7/CLA2/p0
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.045     2.650 r  CLA7/CLA2/c1_inferred_i_1__20/O
                         net (fo=1, routed)           0.051     2.701    CLA7/CLA2/c1
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.045     2.746 r  CLA7/CLA2/result[5]_i_1/O
                         net (fo=1, routed)           0.000     2.746    sum7[5]
    SLICE_X5Y26          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.849     2.348    clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  result_reg[5]/C
                         clock pessimism             -0.574     1.774    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091     1.865    result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.025%)  route 0.743ns (79.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.155    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.580     1.760    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.901 f  select1_reg/Q
                         net (fo=1, routed)           0.389     2.290    select1
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  result[15]_i_1/O
                         net (fo=16, routed)          0.354     2.689    result[15]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  result_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N17                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.470    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.499 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     2.352    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  result_reg[15]/C
                         clock pessimism             -0.553     1.799    
    SLICE_X3Y27          FDRE (Hold_fdre_C_R)        -0.018     1.781    result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.908    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    PP_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y22   PP_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y22   PP_reg[0][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y23    PP_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    PP_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    PP_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y21    PP_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y21    PP_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y22    PP_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y22   PP_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y22   PP_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y23    PP_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    PP_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    PP_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y22    PP_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    PP_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   PP_reg[2][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   PP_reg[2][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    PP_reg[2][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    PP_reg[2][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    PP_reg[3][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    PP_reg[3][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    PP_reg[3][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    PP_reg[3][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    PP_reg[4][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    PP_reg[5][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    result_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    result_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    result_reg[1]/C



