DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "All"
itemName ""
)
]
instances [
(Instance
name "U_4"
duLibraryName "idx_fpga_lib"
duName "adc_data_ready"
elements [
]
mwi 0
uid 217,0
)
(Instance
name "U_3"
duLibraryName "idx_fpga_lib"
duName "adc_glue2"
elements [
(GiElement
name "N_ADC"
type "integer range 4 downto 0"
value "N_ADC"
)
]
mwi 0
uid 330,0
)
(Instance
name "U_2"
duLibraryName "idx_fpga_lib"
duName "adc_integrator"
elements [
]
mwi 0
uid 476,0
)
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "adc_nadc"
elements [
(GiElement
name "N_ADC"
type "integer range 4 downto 0"
value "N_ADC"
)
(GiElement
name "RATE_DEF"
type "std_logic_vector (4 DOWNTO 0)"
value "RATE_DEF"
)
(GiElement
name "NBITSHIFT"
type "integer range 31 downto 0"
value "NBITSHIFT"
)
]
mwi 0
uid 632,0
)
(Instance
name "adc_addr"
duLibraryName "idx_fpga_lib"
duName "adc_v1_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 downto 0)"
value "BASE_ADDR"
)
(GiElement
name "N_ADC"
type "integer range 4 downto 0"
value "N_ADC"
)
]
mwi 0
uid 802,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 890,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1"
)
(vvPair
variable "date"
value "06/29/2017"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "adc_v1"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "06/29/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "13:50:16"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "adc_v1"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\SW\\arp-fpga\\syscon_usb\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:50:16"
)
(vvPair
variable "unit"
value "adc_v1"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1099,0
optionalChildren [
*1 (Net
uid 9,0
lang 2
decl (Decl
n "ACQ_OUT"
t "std_logic"
prec "-- Architecture declarations

-- Internal signal declarations"
preAdd 0
o 12
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,43800,37000,47000"
st "-- Architecture declarations

-- Internal signal declarations
SIGNAL ACQ_OUT    : std_logic"
)
)
*2 (Net
uid 11,0
lang 2
decl (Decl
n "ADC_EN"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
o 13
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,47000,49000,47800"
st "SIGNAL ADC_EN     : std_logic_vector(N_ADC-1 DOWNTO 0)"
)
)
*3 (Net
uid 13,0
lang 2
decl (Decl
n "ADD_EN"
t "std_logic"
o 14
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,47800,36000,48600"
st "SIGNAL ADD_EN     : std_logic"
)
)
*4 (Net
uid 15,0
lang 2
decl (Decl
n "ALL_EOC"
t "std_logic"
o 15
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,48600,36000,49400"
st "SIGNAL ALL_EOC    : std_logic"
)
)
*5 (Net
uid 17,0
lang 2
decl (Decl
n "BdEn"
t "std_ulogic"
o 16
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,49400,36500,50200"
st "SIGNAL BdEn       : std_ulogic"
)
)
*6 (Net
uid 19,0
lang 2
decl (Decl
n "CLR"
t "std_logic"
o 17
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,50200,36000,51000"
st "SIGNAL CLR        : std_logic"
)
)
*7 (Net
uid 21,0
lang 2
decl (Decl
n "DATA_READY"
t "std_logic"
o 18
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,51000,36000,51800"
st "SIGNAL DATA_READY : std_logic"
)
)
*8 (Net
uid 23,0
lang 2
decl (Decl
n "ERR"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
o 19
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,51800,49000,52600"
st "SIGNAL ERR        : std_logic_vector(N_ADC-1 DOWNTO 0)"
)
)
*9 (Net
uid 25,0
lang 2
decl (Decl
n "HighWord"
t "std_logic"
o 20
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,52600,36000,53400"
st "SIGNAL HighWord   : std_logic"
)
)
*10 (Net
uid 27,0
lang 2
decl (Decl
n "INTS"
t "std_logic_vector"
b "(32*N_ADC-1 DOWNTO 0)"
o 21
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,53400,50500,54200"
st "SIGNAL INTS       : std_logic_vector(32*N_ADC-1 DOWNTO 0)"
)
)
*11 (Net
uid 29,0
lang 2
decl (Decl
n "OUT_ACK"
t "std_logic"
o 22
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,54200,36000,55000"
st "SIGNAL OUT_ACK    : std_logic"
)
)
*12 (Net
uid 31,0
lang 2
decl (Decl
n "RdEn"
t "std_ulogic"
o 23
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,55000,36500,55800"
st "SIGNAL RdEn       : std_ulogic"
)
)
*13 (Net
uid 33,0
lang 2
decl (Decl
n "STATUS"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 24
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,55800,46000,56600"
st "SIGNAL STATUS     : std_logic_vector(4 DOWNTO 0)"
)
)
*14 (Net
uid 35,0
lang 2
decl (Decl
n "STATUS_EN"
t "std_logic"
o 25
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,56600,36000,57400"
st "SIGNAL STATUS_EN  : std_logic"
)
)
*15 (Net
uid 37,0
lang 2
decl (Decl
n "WrEn"
t "std_ulogic"
o 26
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,57400,36500,58200"
st "SIGNAL WrEn       : std_ulogic"
)
)
*16 (PortIoIn
uid 39,0
shape (CompositeShape
uid 40,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 41,0
sl 0
ro 270
xt "22000,17625,23500,18375"
)
(Line
uid 42,0
sl 0
ro 270
xt "23500,18000,24000,18000"
pts [
"23500,18000"
"24000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 43,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44,0
va (VaSet
)
xt "19000,17500,21000,18500"
st "Addr"
ju 2
blo "21000,18300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 45,0
lang 2
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 1
suid 16,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,33000,43000,33800"
st "Addr       : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (PortIoIn
uid 53,0
shape (CompositeShape
uid 54,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 55,0
sl 0
ro 270
xt "2000,17625,3500,18375"
)
(Line
uid 56,0
sl 0
ro 270
xt "3500,18000,4000,18000"
pts [
"3500,18000"
"4000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 57,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58,0
va (VaSet
)
xt "-1600,17500,1000,18500"
st "ExpRd"
ju 2
blo "1000,18300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 59,0
lang 2
decl (Decl
n "ExpRd"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
suid 17,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,33800,33000,34600"
st "ExpRd      : std_ulogic"
)
)
*20 (PortIoIn
uid 67,0
shape (CompositeShape
uid 68,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 69,0
sl 0
ro 270
xt "2000,18625,3500,19375"
)
(Line
uid 70,0
sl 0
ro 270
xt "3500,19000,4000,19000"
pts [
"3500,19000"
"4000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 71,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "-1600,18500,1000,19500"
st "ExpWr"
ju 2
blo "1000,19300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 73,0
lang 2
decl (Decl
n "ExpWr"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
suid 18,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,34600,33000,35400"
st "ExpWr      : std_ulogic"
)
)
*22 (PortIoIn
uid 81,0
shape (CompositeShape
uid 82,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 83,0
sl 0
ro 270
xt "-4000,11625,-2500,12375"
)
(Line
uid 84,0
sl 0
ro 270
xt "-2500,12000,-2000,12000"
pts [
"-2500,12000"
"-2000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 85,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 86,0
va (VaSet
)
xt "-7000,11500,-5000,12500"
st "F8M"
ju 2
blo "-5000,12300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 87,0
lang 2
decl (Decl
n "F8M"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 19,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,35400,32500,36200"
st "F8M        : std_logic"
)
)
*24 (PortIoIn
uid 95,0
shape (CompositeShape
uid 96,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97,0
sl 0
ro 270
xt "107000,-375,108500,375"
)
(Line
uid 98,0
sl 0
ro 270
xt "108500,0,109000,0"
pts [
"108500,0"
"109000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 99,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "103600,-500,106000,500"
st "MISO"
ju 2
blo "106000,300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 101,0
lang 2
decl (Decl
n "MISO"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 5
suid 20,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,36200,45500,37000"
st "MISO       : std_logic_vector(N_ADC-1 DOWNTO 0)"
)
)
*26 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "-4000,12625,-2500,13375"
)
(Line
uid 112,0
sl 0
ro 270
xt "-2500,13000,-2000,13000"
pts [
"-2500,13000"
"-2000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "-6300,12500,-5000,13500"
st "rst"
ju 2
blo "-5000,13300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 115,0
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 21,0
)
declText (MLText
uid 116,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,37000,32500,37800"
st "rst        : std_logic"
)
)
*28 (PortIoOut
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "124500,-375,126000,375"
)
(Line
uid 126,0
sl 0
ro 270
xt "124000,0,124500,0"
pts [
"124000,0"
"124500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "127000,-500,129400,500"
st "CS_B"
blo "127000,300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 129,0
lang 2
decl (Decl
n "CS_B"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 7
suid 22,0
)
declText (MLText
uid 130,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,37800,45500,38600"
st "CS_B       : std_logic_vector(N_ADC-1 DOWNTO 0)"
)
)
*30 (PortIoOut
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "15500,17625,17000,18375"
)
(Line
uid 140,0
sl 0
ro 270
xt "15000,18000,15500,18000"
pts [
"15000,18000"
"15500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "18000,17500,20800,18500"
st "ExpAck"
blo "18000,18300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 143,0
lang 2
decl (Decl
n "ExpAck"
t "std_ulogic"
preAdd 0
posAdd 0
o 8
suid 23,0
)
declText (MLText
uid 144,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,38600,33000,39400"
st "ExpAck     : std_ulogic"
)
)
*32 (PortIoOut
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "124500,625,126000,1375"
)
(Line
uid 154,0
sl 0
ro 270
xt "124000,1000,124500,1000"
pts [
"124000,1000"
"124500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "127000,500,129400,1500"
st "MOSI"
blo "127000,1300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 157,0
lang 2
decl (Decl
n "MOSI"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 9
suid 24,0
)
declText (MLText
uid 158,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,39400,45500,40200"
st "MOSI       : std_logic_vector(N_ADC-1 DOWNTO 0)"
)
)
*34 (PortIoOut
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "156500,-1375,158000,-625"
)
(Line
uid 168,0
sl 0
ro 270
xt "156000,-1000,156500,-1000"
pts [
"156000,-1000"
"156500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
)
xt "159000,-1500,161600,-500"
st "RData"
blo "159000,-700"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 171,0
lang 2
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
suid 25,0
)
declText (MLText
uid 172,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,40200,43000,41000"
st "RData      : std_logic_vector(15 DOWNTO 0)"
)
)
*36 (PortIoOut
uid 179,0
shape (CompositeShape
uid 180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 181,0
sl 0
ro 270
xt "124500,1625,126000,2375"
)
(Line
uid 182,0
sl 0
ro 270
xt "124000,2000,124500,2000"
pts [
"124000,2000"
"124500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "127000,1500,129400,2500"
st "SCLK"
blo "127000,2300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 185,0
lang 2
decl (Decl
n "SCLK"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 11
suid 26,0
)
declText (MLText
uid 186,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,41000,45500,41800"
st "SCLK       : std_logic_vector(N_ADC-1 DOWNTO 0)"
)
)
*38 (SaComponent
uid 217,0
optionalChildren [
*39 (CptPort
uid 227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,20625,84000,21375"
)
tg (CPTG
uid 229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "85000,20500,89200,21500"
st "ACQ_OUT"
blo "85000,21300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ACQ_OUT"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*40 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,21625,84000,22375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "85000,21500,88800,22500"
st "ALL_EOC"
blo "85000,22300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ALL_EOC"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*41 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,19625,84000,20375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
)
xt "85000,19500,87000,20500"
st "F8M"
blo "85000,20300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*42 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,17625,84000,18375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
)
xt "85000,17500,89100,18500"
st "OUT_ACK"
blo "85000,18300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "OUT_ACK"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*43 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,18625,84000,19375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "85000,18500,86300,19500"
st "rst"
blo "85000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*44 (CptPort
uid 247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,21625,96750,22375"
)
tg (CPTG
uid 249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 250,0
va (VaSet
)
xt "89000,21500,95000,22500"
st "DATA_READY"
ju 2
blo "95000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "DATA_READY"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*45 (CommentText
uid 287,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 288,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "84000,17000,99000,21000"
)
text (MLText
uid 289,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "84200,17200,93600,18200"
st "
 Instance port mappings.

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 218,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,17000,96000,23000"
)
ttg (MlTextGroup
uid 219,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*46 (Text
uid 220,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "86800,22000,92100,23000"
st "idx_fpga_lib"
blo "86800,22800"
tm "BdLibraryNameMgr"
)
*47 (Text
uid 221,0
va (VaSet
font "Arial,8,1"
)
xt "86800,23000,93200,24000"
st "adc_data_ready"
blo "86800,23800"
tm "CptNameMgr"
)
*48 (Text
uid 222,0
va (VaSet
font "Arial,8,1"
)
xt "86800,24000,88600,25000"
st "U_4"
blo "86800,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 223,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 224,0
text (MLText
uid 225,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "85900,14500,85900,14500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 226,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,21250,85750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*49 (SaComponent
uid 330,0
optionalChildren [
*50 (CptPort
uid 340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,625,144000,1375"
)
tg (CPTG
uid 342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 343,0
va (VaSet
)
xt "145000,500,148600,1500"
st "ADC_EN"
blo "145000,1300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ADC_EN"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*51 (CptPort
uid 344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,5625,144000,6375"
)
tg (CPTG
uid 346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 347,0
va (VaSet
)
xt "145000,5500,147100,6500"
st "ERR"
blo "145000,6300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ERR"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*52 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,6625,144000,7375"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
)
xt "145000,6500,147000,7500"
st "F8M"
blo "145000,7300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*53 (CptPort
uid 352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,1625,144000,2375"
)
tg (CPTG
uid 354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "145000,1500,148900,2500"
st "HighWord"
blo "145000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "HighWord"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*54 (CptPort
uid 356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,4625,144000,5375"
)
tg (CPTG
uid 358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 359,0
va (VaSet
)
xt "145000,4500,147200,5500"
st "INTS"
blo "145000,5300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "INTS"
t "std_logic_vector"
b "(32*N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*55 (CptPort
uid 360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,-1375,144000,-625"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 363,0
va (VaSet
)
xt "145000,-1500,147300,-500"
st "RdEn"
blo "145000,-700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RdEn"
t "std_ulogic"
preAdd 0
posAdd 0
o 6
)
)
)
*56 (CptPort
uid 364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,3625,144000,4375"
)
tg (CPTG
uid 366,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 367,0
va (VaSet
)
xt "145000,3500,148500,4500"
st "STATUS"
blo "145000,4300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "STATUS"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*57 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,2625,144000,3375"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
)
xt "145000,2500,150000,3500"
st "STATUS_EN"
blo "145000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "STATUS_EN"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*58 (CptPort
uid 372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,-375,144000,375"
)
tg (CPTG
uid 374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 375,0
va (VaSet
)
xt "145000,-500,147300,500"
st "WrEn"
blo "145000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "WrEn"
t "std_ulogic"
preAdd 0
posAdd 0
o 9
)
)
)
*59 (CptPort
uid 376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,-1375,154750,-625"
)
tg (CPTG
uid 378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 379,0
va (VaSet
)
xt "150400,-1500,153000,-500"
st "RData"
ju 2
blo "153000,-700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
)
)
)
]
shape (Rectangle
uid 331,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,-2000,154000,8000"
)
ttg (MlTextGroup
uid 332,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 333,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "146950,7000,152250,8000"
st "idx_fpga_lib"
blo "146950,7800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 334,0
va (VaSet
font "Arial,8,1"
)
xt "146950,8000,151050,9000"
st "adc_glue2"
blo "146950,8800"
tm "CptNameMgr"
)
*62 (Text
uid 335,0
va (VaSet
font "Arial,8,1"
)
xt "146950,9000,148750,10000"
st "U_3"
blo "146950,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 336,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 337,0
text (MLText
uid 338,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "145450,-2800,170950,-2000"
st "N_ADC = N_ADC    ( integer range 4 downto 0 )  "
)
header ""
)
elements [
(GiElement
name "N_ADC"
type "integer range 4 downto 0"
value "N_ADC"
)
]
)
viewicon (ZoomableIcon
uid 339,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "144250,6250,145750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*63 (SaComponent
uid 476,0
optionalChildren [
*64 (CptPort
uid 486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,6625,53000,7375"
)
tg (CPTG
uid 488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "54000,6500,61200,7500"
st "IN_DATA_READY"
blo "54000,7300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "IN_DATA_READY"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*65 (CptPort
uid 490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,2625,53000,3375"
)
tg (CPTG
uid 492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "54000,2500,58100,3500"
st "READ_EN"
blo "54000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "READ_EN"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*66 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,3625,53000,4375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "54000,3500,59000,4500"
st "STATUS_EN"
blo "54000,4300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "STATUS_EN"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*67 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,5625,53000,6375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "54000,5500,55300,6500"
st "clk"
blo "54000,6300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*68 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,4625,53000,5375"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
)
xt "54000,4500,55300,5500"
st "rst"
blo "54000,5300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*69 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,2625,66750,3375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "61400,2500,65000,3500"
st "ADD_EN"
ju 2
blo "65000,3300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADD_EN"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*70 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,3625,66750,4375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "63000,3500,65000,4500"
st "CLR"
ju 2
blo "65000,4300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CLR"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*71 (CptPort
uid 514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,6625,66750,7375"
)
tg (CPTG
uid 516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 517,0
va (VaSet
)
xt "60900,6500,65000,7500"
st "OUT_ACK"
ju 2
blo "65000,7300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "OUT_ACK"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*72 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,4625,66750,5375"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
)
xt "61500,4500,65000,5500"
st "STATUS"
ju 2
blo "65000,5300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "STATUS"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 9
)
)
)
]
shape (Rectangle
uid 477,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,2000,66000,8000"
)
ttg (MlTextGroup
uid 478,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 479,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "56400,7000,61700,8000"
st "idx_fpga_lib"
blo "56400,7800"
tm "BdLibraryNameMgr"
)
*74 (Text
uid 480,0
va (VaSet
font "Arial,8,1"
)
xt "56400,8000,62600,9000"
st "adc_integrator"
blo "56400,8800"
tm "CptNameMgr"
)
*75 (Text
uid 481,0
va (VaSet
font "Arial,8,1"
)
xt "56400,9000,58200,10000"
st "U_2"
blo "56400,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 482,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 483,0
text (MLText
uid 484,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "55500,0,55500,0"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 485,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,6250,54750,7750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*76 (SaComponent
uid 632,0
optionalChildren [
*77 (CptPort
uid 642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,625,111000,1375"
)
tg (CPTG
uid 644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 645,0
va (VaSet
)
xt "112000,500,115600,1500"
st "ADD_EN"
blo "112000,1300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ADD_EN"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*78 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,1625,111000,2375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 649,0
va (VaSet
)
xt "112000,1500,114000,2500"
st "CLR"
blo "112000,2300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "CLR"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*79 (CptPort
uid 650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,4625,111000,5375"
)
tg (CPTG
uid 652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 653,0
va (VaSet
)
xt "112000,4500,114000,5500"
st "F8M"
blo "112000,5300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*80 (CptPort
uid 654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,-375,111000,375"
)
tg (CPTG
uid 656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 657,0
va (VaSet
)
xt "112000,-500,114400,500"
st "MISO"
blo "112000,300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MISO"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 4
)
)
)
*81 (CptPort
uid 658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,2625,111000,3375"
)
tg (CPTG
uid 660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 661,0
va (VaSet
)
xt "112000,2500,114300,3500"
st "RdEn"
blo "112000,3300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RdEn"
t "std_ulogic"
preAdd 0
posAdd 0
o 5
)
)
)
*82 (CptPort
uid 662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,3625,111000,4375"
)
tg (CPTG
uid 664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 665,0
va (VaSet
)
xt "112000,3500,117000,4500"
st "STATUS_EN"
blo "112000,4300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "STATUS_EN"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*83 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110250,5625,111000,6375"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 669,0
va (VaSet
)
xt "112000,5500,113300,6500"
st "rst"
blo "112000,6300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*84 (CptPort
uid 670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,5625,122750,6375"
)
tg (CPTG
uid 672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 673,0
va (VaSet
)
xt "117200,5500,121000,6500"
st "ALL_EOC"
ju 2
blo "121000,6300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ALL_EOC"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*85 (CptPort
uid 674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,-375,122750,375"
)
tg (CPTG
uid 676,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 677,0
va (VaSet
)
xt "118600,-500,121000,500"
st "CS_B"
ju 2
blo "121000,300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "CS_B"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*86 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,3625,122750,4375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "118900,3500,121000,4500"
st "ERR"
ju 2
blo "121000,4300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ERR"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
)
)
)
*87 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,2625,122750,3375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "118800,2500,121000,3500"
st "INTS"
ju 2
blo "121000,3300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "INTS"
t "std_logic_vector"
b "(32*N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*88 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,625,122750,1375"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
va (VaSet
)
xt "118600,500,121000,1500"
st "MOSI"
ju 2
blo "121000,1300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "MOSI"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 12
)
)
)
*89 (CptPort
uid 690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,4625,122750,5375"
)
tg (CPTG
uid 692,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 693,0
va (VaSet
)
xt "116800,4500,121000,5500"
st "ACQ_OUT"
ju 2
blo "121000,5300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ACQ_OUT"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*90 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "122000,1625,122750,2375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "118600,1500,121000,2500"
st "SCLK"
ju 2
blo "121000,2300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SCLK"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 14
)
)
)
]
shape (Rectangle
uid 633,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "111000,-1000,122000,7000"
)
ttg (MlTextGroup
uid 634,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 635,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "114550,6000,119850,7000"
st "idx_fpga_lib"
blo "114550,6800"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 636,0
va (VaSet
font "Arial,8,1"
)
xt "114550,7000,118450,8000"
st "adc_nadc"
blo "114550,7800"
tm "CptNameMgr"
)
*93 (Text
uid 637,0
va (VaSet
font "Arial,8,1"
)
xt "114550,8000,116350,9000"
st "U_1"
blo "114550,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 638,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 639,0
text (MLText
uid 640,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "112950,-4400,144950,-2000"
st "N_ADC     = N_ADC        ( integer range 4 downto 0      )  
RATE_DEF  = RATE_DEF     ( std_logic_vector (4 DOWNTO 0) )  
NBITSHIFT = NBITSHIFT    ( integer range 31 downto 0     )  "
)
header ""
)
elements [
(GiElement
name "N_ADC"
type "integer range 4 downto 0"
value "N_ADC"
)
(GiElement
name "RATE_DEF"
type "std_logic_vector (4 DOWNTO 0)"
value "RATE_DEF"
)
(GiElement
name "NBITSHIFT"
type "integer range 31 downto 0"
value "NBITSHIFT"
)
]
)
viewicon (ZoomableIcon
uid 641,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "111250,5250,112750,6750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*94 (SaComponent
uid 802,0
optionalChildren [
*95 (CptPort
uid 812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,17625,26000,18375"
)
tg (CPTG
uid 814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 815,0
va (VaSet
)
xt "27000,17500,29000,18500"
st "Addr"
blo "27000,18300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*96 (CptPort
uid 816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,17625,35750,18375"
)
tg (CPTG
uid 818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 819,0
va (VaSet
)
xt "30400,17500,34000,18500"
st "ADC_EN"
ju 2
blo "34000,18300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADC_EN"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*97 (CptPort
uid 820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,20625,35750,21375"
)
tg (CPTG
uid 822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 823,0
va (VaSet
)
xt "31800,20500,34000,21500"
st "BdEn"
ju 2
blo "34000,21300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "BdEn"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*98 (CptPort
uid 824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,18625,35750,19375"
)
tg (CPTG
uid 826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 827,0
va (VaSet
)
xt "30100,18500,34000,19500"
st "HighWord"
ju 2
blo "34000,19300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HighWord"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*99 (CptPort
uid 828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,19625,35750,20375"
)
tg (CPTG
uid 830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 831,0
va (VaSet
)
xt "29000,19500,34000,20500"
st "STATUS_EN"
ju 2
blo "34000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "STATUS_EN"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
]
shape (Rectangle
uid 803,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,17000,35000,22000"
)
ttg (MlTextGroup
uid 804,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 805,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "27750,21000,33050,22000"
st "idx_fpga_lib"
blo "27750,21800"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 806,0
va (VaSet
font "Arial,8,1"
)
xt "27750,22000,33250,23000"
st "adc_v1_addr"
blo "27750,22800"
tm "CptNameMgr"
)
*102 (Text
uid 807,0
va (VaSet
font "Arial,8,1"
)
xt "27750,23000,31550,24000"
st "adc_addr"
blo "27750,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 808,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 809,0
text (MLText
uid 810,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "26850,12900,58850,14500"
st "BASE_ADDR = BASE_ADDR    ( std_logic_vector(15 downto 0) )  
N_ADC     = N_ADC        ( integer range 4 downto 0      )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 downto 0)"
value "BASE_ADDR"
)
(GiElement
name "N_ADC"
type "integer range 4 downto 0"
value "N_ADC"
)
]
)
viewicon (ZoomableIcon
uid 811,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,20250,27750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*103 (SaComponent
uid 890,0
optionalChildren [
*104 (CptPort
uid 900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5250,20625,6000,21375"
)
tg (CPTG
uid 902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 903,0
va (VaSet
)
xt "7000,20500,9200,21500"
st "BdEn"
blo "7000,21300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
)
)
)
*105 (CptPort
uid 904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,17625,13750,18375"
)
tg (CPTG
uid 906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 907,0
va (VaSet
)
xt "9200,17500,12000,18500"
st "ExpAck"
ju 2
blo "12000,18300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
)
)
)
*106 (CptPort
uid 908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5250,17625,6000,18375"
)
tg (CPTG
uid 910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 911,0
va (VaSet
)
xt "7000,17500,9600,18500"
st "ExpRd"
blo "7000,18300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
)
)
)
*107 (CptPort
uid 912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5250,18625,6000,19375"
)
tg (CPTG
uid 914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 915,0
va (VaSet
)
xt "7000,18500,9600,19500"
st "ExpWr"
blo "7000,19300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
)
)
)
*108 (CptPort
uid 916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5250,19625,6000,20375"
)
tg (CPTG
uid 918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 919,0
va (VaSet
)
xt "7000,19500,9000,20500"
st "F8M"
blo "7000,20300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 4
)
)
)
*109 (CptPort
uid 920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,18625,13750,19375"
)
tg (CPTG
uid 922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 923,0
va (VaSet
)
xt "9700,18500,12000,19500"
st "RdEn"
ju 2
blo "12000,19300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
)
)
)
*110 (CptPort
uid 924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13000,19625,13750,20375"
)
tg (CPTG
uid 926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 927,0
va (VaSet
)
xt "9700,19500,12000,20500"
st "WrEn"
ju 2
blo "12000,20300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 891,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "6000,17000,13000,22000"
)
oxt "15000,19000,23000,25000"
ttg (MlTextGroup
uid 892,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 893,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "7350,21000,12650,22000"
st "idx_fpga_lib"
blo "7350,21800"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 894,0
va (VaSet
font "Arial,8,1"
)
xt "7350,22000,11650,23000"
st "subbus_io"
blo "7350,22800"
tm "CptNameMgr"
)
*113 (Text
uid 895,0
va (VaSet
font "Arial,8,1"
)
xt "7350,23000,9150,24000"
st "U_0"
blo "7350,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 896,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 897,0
text (MLText
uid 898,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "1950,11500,1950,11500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
viewicon (ZoomableIcon
uid 899,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "6250,20250,7750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*114 (CommentText
uid 970,0
shape (Rectangle
uid 971,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-15000,29000,-9000"
)
text (MLText
uid 972,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-3800,-14800,28200,-10900"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:31:40 04/ 9/2015
from - C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl\\adc_v1_struct.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*115 (Grouping
uid 976,0
optionalChildren [
*116 (CommentText
uid 978,0
shape (Rectangle
uid 979,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,35000,80000,36000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 980,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,35000,71800,36000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*117 (CommentText
uid 981,0
shape (Rectangle
uid 982,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,31000,84000,32000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 983,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,31000,83200,32000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*118 (CommentText
uid 984,0
shape (Rectangle
uid 985,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,33000,80000,34000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 986,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,33000,65900,34000"
st "
adc_v1
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*119 (CommentText
uid 987,0
shape (Rectangle
uid 988,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,33000,63000,34000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 989,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,33000,61300,34000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*120 (CommentText
uid 990,0
shape (Rectangle
uid 991,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,32000,100000,36000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 992,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,32200,96700,34200"
st "
Interface to ES96 2014 Ozone Preamp Board
with LTC2440 SPI ADC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*121 (CommentText
uid 993,0
shape (Rectangle
uid 994,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,31000,100000,32000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 995,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,31000,87400,32000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*122 (CommentText
uid 996,0
shape (Rectangle
uid 997,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,31000,80000,33000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 998,0
va (VaSet
fg "32768,0,0"
)
xt "66150,31500,72850,32500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*123 (CommentText
uid 999,0
shape (Rectangle
uid 1000,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,34000,63000,35000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1001,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,34000,61300,35000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*124 (CommentText
uid 1002,0
shape (Rectangle
uid 1003,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,35000,63000,36000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1004,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,35000,61900,36000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*125 (CommentText
uid 1005,0
shape (Rectangle
uid 1006,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,34000,80000,35000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1007,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,34000,73000,35000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 977,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "59000,31000,100000,36000"
)
oxt "14000,66000,55000,71000"
)
*126 (Wire
uid 47,0
shape (OrthoPolyLine
uid 48,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24000,18000,25250,18000"
pts [
"24000,18000"
"25250,18000"
]
)
start &16
end &95
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 51,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52,0
va (VaSet
isHidden 1
)
xt "22000,17000,24000,18000"
st "Addr"
blo "22000,17800"
tm "WireNameMgr"
)
)
on &17
)
*127 (Wire
uid 61,0
shape (OrthoPolyLine
uid 62,0
va (VaSet
vasetType 3
)
xt "4000,18000,5250,18000"
pts [
"4000,18000"
"5250,18000"
]
)
start &18
end &106
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 65,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
isHidden 1
)
xt "3000,17000,5600,18000"
st "ExpRd"
blo "3000,17800"
tm "WireNameMgr"
)
)
on &19
)
*128 (Wire
uid 75,0
shape (OrthoPolyLine
uid 76,0
va (VaSet
vasetType 3
)
xt "4000,19000,5250,19000"
pts [
"4000,19000"
"5250,19000"
]
)
start &20
end &107
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 79,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
isHidden 1
)
xt "3000,18000,5600,19000"
st "ExpWr"
blo "3000,18800"
tm "WireNameMgr"
)
)
on &21
)
*129 (Wire
uid 89,0
optionalChildren [
*130 (BdJunction
uid 1008,0
ps "OnConnectorStrategy"
shape (Circle
uid 1009,0
va (VaSet
vasetType 1
)
xt "-400,11600,400,12400"
radius 400
)
)
*131 (BdJunction
uid 1010,0
ps "OnConnectorStrategy"
shape (Circle
uid 1011,0
va (VaSet
vasetType 1
)
xt "45600,11600,46400,12400"
radius 400
)
)
*132 (BdJunction
uid 1012,0
ps "OnConnectorStrategy"
shape (Circle
uid 1013,0
va (VaSet
vasetType 1
)
xt "76600,11600,77400,12400"
radius 400
)
)
*133 (BdJunction
uid 1014,0
ps "OnConnectorStrategy"
shape (Circle
uid 1015,0
va (VaSet
vasetType 1
)
xt "103600,11600,104400,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 90,0
va (VaSet
vasetType 3
)
xt "-2000,7000,143250,12000"
pts [
"-2000,12000"
"137000,12000"
"137000,7000"
"143250,7000"
]
)
start &22
end &52
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 93,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
isHidden 1
)
xt "140000,6000,142000,7000"
st "F8M"
blo "140000,6800"
tm "WireNameMgr"
)
)
on &23
)
*134 (Wire
uid 103,0
shape (OrthoPolyLine
uid 104,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "109000,0,110250,0"
pts [
"109000,0"
"110250,0"
]
)
start &24
end &80
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
isHidden 1
)
xt "106000,-1000,108400,0"
st "MISO"
blo "106000,-200"
tm "WireNameMgr"
)
)
on &25
)
*135 (Wire
uid 117,0
optionalChildren [
*136 (BdJunction
uid 1016,0
ps "OnConnectorStrategy"
shape (Circle
uid 1017,0
va (VaSet
vasetType 1
)
xt "44600,12600,45400,13400"
radius 400
)
)
*137 (BdJunction
uid 1018,0
ps "OnConnectorStrategy"
shape (Circle
uid 1019,0
va (VaSet
vasetType 1
)
xt "75600,12600,76400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 118,0
va (VaSet
vasetType 3
)
xt "-2000,6000,110250,13000"
pts [
"-2000,13000"
"105000,13000"
"105000,6000"
"110250,6000"
]
)
start &26
end &83
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
isHidden 1
)
xt "108000,5000,109300,6000"
st "rst"
blo "108000,5800"
tm "WireNameMgr"
)
)
on &27
)
*138 (Wire
uid 263,0
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
)
xt "77000,12000,83250,20000"
pts [
"77000,12000"
"77000,20000"
"83250,20000"
]
)
start &132
end &41
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
isHidden 1
)
xt "80000,19000,82000,20000"
st "F8M"
blo "80000,19800"
tm "WireNameMgr"
)
)
on &23
)
*139 (Wire
uid 275,0
shape (OrthoPolyLine
uid 276,0
va (VaSet
vasetType 3
)
xt "76000,13000,83250,19000"
pts [
"76000,13000"
"76000,19000"
"83250,19000"
]
)
start &137
end &43
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
isHidden 1
)
xt "81000,18000,82300,19000"
st "rst"
blo "81000,18800"
tm "WireNameMgr"
)
)
on &27
)
*140 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "47000,7000,102000,24000"
pts [
"96750,22000"
"102000,22000"
"102000,24000"
"47000,24000"
"47000,7000"
"52250,7000"
]
)
start &44
end &64
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
isHidden 1
)
xt "97000,21000,103000,22000"
st "DATA_READY"
blo "97000,21800"
tm "WireNameMgr"
)
)
on &7
)
*141 (Wire
uid 434,0
shape (OrthoPolyLine
uid 435,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,-1000,156000,-1000"
pts [
"154750,-1000"
"156000,-1000"
]
)
start &59
end &34
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 439,0
va (VaSet
isHidden 1
)
xt "153000,-2000,155600,-1000"
st "RData"
blo "153000,-1200"
tm "WireNameMgr"
)
)
on &35
)
*142 (Wire
uid 528,0
shape (OrthoPolyLine
uid 529,0
va (VaSet
vasetType 3
)
xt "19000,3000,52250,3000"
pts [
"19000,3000"
"52250,3000"
]
)
start *143 (BdJunction
uid 1020,0
ps "OnConnectorStrategy"
shape (Circle
uid 1021,0
va (VaSet
vasetType 1
)
xt "18600,2600,19400,3400"
radius 400
)
)
end &65
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 533,0
va (VaSet
isHidden 1
)
xt "34000,2000,36300,3000"
st "RdEn"
blo "34000,2800"
tm "WireNameMgr"
)
)
on &12
)
*144 (Wire
uid 534,0
shape (OrthoPolyLine
uid 535,0
va (VaSet
vasetType 3
)
xt "43000,4000,52250,4000"
pts [
"43000,4000"
"52250,4000"
]
)
start *145 (BdJunction
uid 1024,0
ps "OnConnectorStrategy"
shape (Circle
uid 1025,0
va (VaSet
vasetType 1
)
xt "42600,3600,43400,4400"
radius 400
)
)
end &66
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 539,0
va (VaSet
isHidden 1
)
xt "45000,3000,50000,4000"
st "STATUS_EN"
blo "45000,3800"
tm "WireNameMgr"
)
)
on &14
)
*146 (Wire
uid 540,0
shape (OrthoPolyLine
uid 541,0
va (VaSet
vasetType 3
)
xt "46000,6000,52250,12000"
pts [
"46000,12000"
"46000,6000"
"52250,6000"
]
)
start &131
end &67
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 545,0
va (VaSet
isHidden 1
)
xt "49000,5000,51000,6000"
st "F8M"
blo "49000,5800"
tm "WireNameMgr"
)
)
on &23
)
*147 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "45000,5000,52250,13000"
pts [
"45000,13000"
"45000,5000"
"52250,5000"
]
)
start &136
end &68
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 551,0
va (VaSet
isHidden 1
)
xt "50000,4000,51300,5000"
st "rst"
blo "50000,4800"
tm "WireNameMgr"
)
)
on &27
)
*148 (Wire
uid 552,0
shape (OrthoPolyLine
uid 553,0
va (VaSet
vasetType 3
)
xt "66750,1000,110250,3000"
pts [
"66750,3000"
"72000,3000"
"72000,1000"
"110250,1000"
]
)
start &69
end &77
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
isHidden 1
)
xt "67000,2000,70600,3000"
st "ADD_EN"
blo "67000,2800"
tm "WireNameMgr"
)
)
on &3
)
*149 (Wire
uid 558,0
shape (OrthoPolyLine
uid 559,0
va (VaSet
vasetType 3
)
xt "66750,2000,110250,4000"
pts [
"66750,4000"
"73000,4000"
"73000,2000"
"110250,2000"
]
)
start &70
end &78
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 563,0
va (VaSet
isHidden 1
)
xt "67000,3000,69000,4000"
st "CLR"
blo "67000,3800"
tm "WireNameMgr"
)
)
on &6
)
*150 (Wire
uid 564,0
shape (OrthoPolyLine
uid 565,0
va (VaSet
vasetType 3
)
xt "66750,7000,83250,18000"
pts [
"66750,7000"
"73000,7000"
"73000,18000"
"83250,18000"
]
)
start &71
end &42
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 569,0
va (VaSet
isHidden 1
)
xt "67000,6000,71100,7000"
st "OUT_ACK"
blo "67000,6800"
tm "WireNameMgr"
)
)
on &11
)
*151 (Wire
uid 570,0
shape (OrthoPolyLine
uid 571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66750,-7000,143250,5000"
pts [
"66750,5000"
"74000,5000"
"74000,-7000"
"133000,-7000"
"133000,4000"
"143250,4000"
]
)
start &72
end &56
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 575,0
va (VaSet
isHidden 1
)
xt "67000,4000,70500,5000"
st "STATUS"
blo "67000,4800"
tm "WireNameMgr"
)
)
on &13
)
*152 (Wire
uid 710,0
shape (OrthoPolyLine
uid 711,0
va (VaSet
vasetType 3
)
xt "104000,5000,110250,12000"
pts [
"104000,12000"
"104000,5000"
"110250,5000"
]
)
start &133
end &79
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 714,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 715,0
va (VaSet
isHidden 1
)
xt "107000,4000,109000,5000"
st "F8M"
blo "107000,4800"
tm "WireNameMgr"
)
)
on &23
)
*153 (Wire
uid 722,0
shape (OrthoPolyLine
uid 723,0
va (VaSet
vasetType 3
)
xt "105000,-3000,110250,3000"
pts [
"105000,-3000"
"105000,3000"
"110250,3000"
]
)
start *154 (BdJunction
uid 1022,0
ps "OnConnectorStrategy"
shape (Circle
uid 1023,0
va (VaSet
vasetType 1
)
xt "104600,-3400,105400,-2600"
radius 400
)
)
end &81
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 727,0
va (VaSet
isHidden 1
)
xt "107000,2000,109300,3000"
st "RdEn"
blo "107000,2800"
tm "WireNameMgr"
)
)
on &12
)
*155 (Wire
uid 728,0
shape (OrthoPolyLine
uid 729,0
va (VaSet
vasetType 3
)
xt "104000,-4000,110250,4000"
pts [
"104000,-4000"
"104000,4000"
"110250,4000"
]
)
start *156 (BdJunction
uid 1026,0
ps "OnConnectorStrategy"
shape (Circle
uid 1027,0
va (VaSet
vasetType 1
)
xt "103600,-4400,104400,-3600"
radius 400
)
)
end &82
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 733,0
va (VaSet
isHidden 1
)
xt "104000,3000,109000,4000"
st "STATUS_EN"
blo "104000,3800"
tm "WireNameMgr"
)
)
on &14
)
*157 (Wire
uid 740,0
shape (OrthoPolyLine
uid 741,0
va (VaSet
vasetType 3
)
xt "78000,6000,128000,25000"
pts [
"122750,6000"
"128000,6000"
"128000,25000"
"78000,25000"
"78000,22000"
"83250,22000"
]
)
start &84
end &40
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 745,0
va (VaSet
isHidden 1
)
xt "123000,5000,126800,6000"
st "ALL_EOC"
blo "123000,5800"
tm "WireNameMgr"
)
)
on &4
)
*158 (Wire
uid 746,0
shape (OrthoPolyLine
uid 747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,0,124000,0"
pts [
"122750,0"
"124000,0"
]
)
start &85
end &28
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 751,0
va (VaSet
isHidden 1
)
xt "119000,-1000,121400,0"
st "CS_B"
blo "119000,-200"
tm "WireNameMgr"
)
)
on &29
)
*159 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,4000,143250,6000"
pts [
"122750,4000"
"130000,4000"
"130000,6000"
"143250,6000"
]
)
start &86
end &51
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 757,0
va (VaSet
isHidden 1
)
xt "123000,3000,125100,4000"
st "ERR"
blo "123000,3800"
tm "WireNameMgr"
)
)
on &8
)
*160 (Wire
uid 758,0
shape (OrthoPolyLine
uid 759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,3000,143250,5000"
pts [
"122750,3000"
"131000,3000"
"131000,5000"
"143250,5000"
]
)
start &87
end &54
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 763,0
va (VaSet
isHidden 1
)
xt "123000,2000,125200,3000"
st "INTS"
blo "123000,2800"
tm "WireNameMgr"
)
)
on &10
)
*161 (Wire
uid 764,0
shape (OrthoPolyLine
uid 765,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,1000,124000,1000"
pts [
"122750,1000"
"124000,1000"
]
)
start &88
end &32
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 769,0
va (VaSet
isHidden 1
)
xt "119000,0,121400,1000"
st "MOSI"
blo "119000,800"
tm "WireNameMgr"
)
)
on &33
)
*162 (Wire
uid 770,0
shape (OrthoPolyLine
uid 771,0
va (VaSet
vasetType 3
)
xt "77000,5000,129000,26000"
pts [
"122750,5000"
"129000,5000"
"129000,26000"
"77000,26000"
"77000,21000"
"83250,21000"
]
)
start &89
end &39
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 775,0
va (VaSet
isHidden 1
)
xt "123000,4000,127200,5000"
st "ACQ_OUT"
blo "123000,4800"
tm "WireNameMgr"
)
)
on &1
)
*163 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122750,2000,124000,2000"
pts [
"122750,2000"
"124000,2000"
]
)
start &90
end &36
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 781,0
va (VaSet
isHidden 1
)
xt "119000,1000,121400,2000"
st "SCLK"
blo "119000,1800"
tm "WireNameMgr"
)
)
on &37
)
*164 (Wire
uid 838,0
shape (OrthoPolyLine
uid 839,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,-6000,143250,18000"
pts [
"35750,18000"
"41000,18000"
"41000,-6000"
"136000,-6000"
"136000,1000"
"143250,1000"
]
)
start &96
end &50
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 843,0
va (VaSet
isHidden 1
)
xt "36000,17000,39600,18000"
st "ADC_EN"
blo "36000,17800"
tm "WireNameMgr"
)
)
on &2
)
*165 (Wire
uid 844,0
shape (OrthoPolyLine
uid 845,0
va (VaSet
vasetType 3
)
xt "0,21000,42000,23000"
pts [
"35750,21000"
"42000,21000"
"42000,23000"
"0,23000"
"0,21000"
"5250,21000"
]
)
start &97
end &104
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 849,0
va (VaSet
isHidden 1
)
xt "36000,20000,38200,21000"
st "BdEn"
blo "36000,20800"
tm "WireNameMgr"
)
)
on &5
)
*166 (Wire
uid 850,0
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
)
xt "35750,-5000,143250,19000"
pts [
"35750,19000"
"42000,19000"
"42000,-5000"
"135000,-5000"
"135000,2000"
"143250,2000"
]
)
start &98
end &53
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 855,0
va (VaSet
isHidden 1
)
xt "36000,18000,39900,19000"
st "HighWord"
blo "36000,18800"
tm "WireNameMgr"
)
)
on &9
)
*167 (Wire
uid 856,0
optionalChildren [
&145
&156
]
shape (OrthoPolyLine
uid 857,0
va (VaSet
vasetType 3
)
xt "35750,-4000,143250,20000"
pts [
"35750,20000"
"43000,20000"
"43000,-4000"
"134000,-4000"
"134000,3000"
"143250,3000"
]
)
start &99
end &57
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 861,0
va (VaSet
isHidden 1
)
xt "36000,19000,41000,20000"
st "STATUS_EN"
blo "36000,19800"
tm "WireNameMgr"
)
)
on &14
)
*168 (Wire
uid 940,0
shape (OrthoPolyLine
uid 941,0
va (VaSet
vasetType 3
)
xt "13750,18000,15000,18000"
pts [
"13750,18000"
"15000,18000"
]
)
start &105
end &30
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 945,0
va (VaSet
isHidden 1
)
xt "13000,17000,15800,18000"
st "ExpAck"
blo "13000,17800"
tm "WireNameMgr"
)
)
on &31
)
*169 (Wire
uid 946,0
shape (OrthoPolyLine
uid 947,0
va (VaSet
vasetType 3
)
xt "0,12000,5250,20000"
pts [
"0,12000"
"0,20000"
"5250,20000"
]
)
start &130
end &108
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
va (VaSet
isHidden 1
)
xt "2000,19000,4000,20000"
st "F8M"
blo "2000,19800"
tm "WireNameMgr"
)
)
on &23
)
*170 (Wire
uid 952,0
optionalChildren [
&143
&154
]
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
)
xt "13750,-3000,143250,19000"
pts [
"13750,19000"
"19000,19000"
"19000,-3000"
"138000,-3000"
"138000,-1000"
"143250,-1000"
]
)
start &109
end &55
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 957,0
va (VaSet
isHidden 1
)
xt "14000,18000,16300,19000"
st "RdEn"
blo "14000,18800"
tm "WireNameMgr"
)
)
on &12
)
*171 (Wire
uid 958,0
shape (OrthoPolyLine
uid 959,0
va (VaSet
vasetType 3
)
xt "13750,-2000,143250,20000"
pts [
"13750,20000"
"20000,20000"
"20000,-2000"
"137000,-2000"
"137000,0"
"143250,0"
]
)
start &110
end &58
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 963,0
va (VaSet
isHidden 1
)
xt "14000,19000,16300,20000"
st "WrEn"
blo "14000,19800"
tm "WireNameMgr"
)
)
on &15
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *172 (PackageList
uid 1088,0
optionalChildren [
*173 (CommentText
uid 973,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 974,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "1000,26000,16000,30000"
)
text (MLText
uid 975,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "1200,26200,15900,30200"
st "

 VHDL Architecture idx_fpga_lib.adc_v1.struct

 Created:
          by - nort.Domain Users (NORT-XPS14)
          at - 09:22:57 05/03/14

 Generated by Mentor Graphics' HDL Designer(TM) 2013.1 (Build 6)


"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
uid 1089,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,31000,6400,32000"
st "Package List"
blo "1000,31800"
)
*175 (MLText
uid 1090,0
va (VaSet
isHidden 1
)
xt "1000,32000,13400,38000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.All;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1091,0
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 1092,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,31000,29100,32000"
st "Compiler Directives"
blo "21000,31800"
)
*177 (Text
uid 1093,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,32000,30600,33000"
st "Pre-module directives:"
blo "21000,32800"
)
*178 (MLText
uid 1094,0
va (VaSet
isHidden 1
)
xt "21000,33000,28500,35000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*179 (Text
uid 1095,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,35000,31100,36000"
st "Post-module directives:"
blo "21000,35800"
)
*180 (MLText
uid 1096,0
va (VaSet
isHidden 1
)
xt "21000,31000,21000,31000"
tm "BdCompilerDirectivesTextMgr"
)
*181 (Text
uid 1097,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,36000,30900,37000"
st "End-module directives:"
blo "21000,36800"
)
*182 (MLText
uid 1098,0
va (VaSet
isHidden 1
)
xt "21000,37000,21000,37000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1016,690"
viewArea "50302,12234,100342,46334"
cachedDiagramExtent "-7000,-15000,170950,66400"
hasePageBreakOrigin 1
pageBreakOrigin "-8000,-8000"
lastUid 1155,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*185 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*187 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*188 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*190 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*191 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*193 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*194 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*196 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*197 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*199 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*201 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*203 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "18000,31000,23400,32000"
st "Declarations"
blo "18000,31800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "18000,32000,20700,33000"
st "Ports:"
blo "18000,32800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "18000,41800,21800,42800"
st "Pre User:"
blo "18000,42600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "18000,31000,18000,31000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "18000,42800,25100,43800"
st "Diagram Signals:"
blo "18000,43600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "18000,58200,22700,59200"
st "Post User:"
blo "18000,59000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,59200,56500,66400"
st "---- Optional embedded configurations
--   -- pragma synthesis_off
--   FOR ALL : adc_data_ready USE ENTITY idx_fpga_lib.adc_data_ready;
--FOR ALL : adc_glue2 USE ENTITY idx_fpga_lib.adc_glue2;
--FOR ALL : adc_integrator USE ENTITY idx_fpga_lib.adc_integrator;
--FOR ALL : adc_nadc USE ENTITY idx_fpga_lib.adc_nadc;
--FOR ALL : adc_v1_addr USE ENTITY idx_fpga_lib.adc_v1_addr;
--FOR ALL : subbus_io USE ENTITY idx_fpga_lib.subbus_io;
--   -- pragma synthesis_on"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 26,0
usingSuid 1
emptyRow *204 (LEmptyRow
)
uid 1101,0
optionalChildren [
*205 (RefLabelRowHdr
)
*206 (TitleRowHdr
)
*207 (FilterRowHdr
)
*208 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*209 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*210 (GroupColHdr
tm "GroupColHdrMgr"
)
*211 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*212 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*213 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*214 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*215 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*216 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*217 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ACQ_OUT"
t "std_logic"
prec "-- Architecture declarations

-- Internal signal declarations"
preAdd 0
o 12
suid 1,0
)
)
uid 1028,0
)
*218 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ADC_EN"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
o 13
suid 2,0
)
)
uid 1030,0
)
*219 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ADD_EN"
t "std_logic"
o 14
suid 3,0
)
)
uid 1032,0
)
*220 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ALL_EOC"
t "std_logic"
o 15
suid 4,0
)
)
uid 1034,0
)
*221 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 16
suid 5,0
)
)
uid 1036,0
)
*222 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "CLR"
t "std_logic"
o 17
suid 6,0
)
)
uid 1038,0
)
*223 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "DATA_READY"
t "std_logic"
o 18
suid 7,0
)
)
uid 1040,0
)
*224 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ERR"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
o 19
suid 8,0
)
)
uid 1042,0
)
*225 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "HighWord"
t "std_logic"
o 20
suid 9,0
)
)
uid 1044,0
)
*226 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "INTS"
t "std_logic_vector"
b "(32*N_ADC-1 DOWNTO 0)"
o 21
suid 10,0
)
)
uid 1046,0
)
*227 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "OUT_ACK"
t "std_logic"
o 22
suid 11,0
)
)
uid 1048,0
)
*228 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 23
suid 12,0
)
)
uid 1050,0
)
*229 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "STATUS"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 24
suid 13,0
)
)
uid 1052,0
)
*230 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "STATUS_EN"
t "std_logic"
o 25
suid 14,0
)
)
uid 1054,0
)
*231 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 26
suid 15,0
)
)
uid 1056,0
)
*232 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 1
suid 16,0
)
)
uid 1058,0
)
*233 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ExpRd"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
suid 17,0
)
)
uid 1060,0
)
*234 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ExpWr"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
suid 18,0
)
)
uid 1062,0
)
*235 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "F8M"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 19,0
)
)
uid 1064,0
)
*236 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "MISO"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 5
suid 20,0
)
)
uid 1066,0
)
*237 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 21,0
)
)
uid 1068,0
)
*238 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "CS_B"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 7
suid 22,0
)
)
uid 1070,0
)
*239 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
preAdd 0
posAdd 0
o 8
suid 23,0
)
)
uid 1072,0
)
*240 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "MOSI"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 9
suid 24,0
)
)
uid 1074,0
)
*241 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
posAdd 0
o 10
suid 25,0
)
)
uid 1076,0
)
*242 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "SCLK"
t "std_logic_vector"
b "(N_ADC-1 DOWNTO 0)"
preAdd 0
posAdd 0
o 11
suid 26,0
)
)
uid 1078,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1114,0
optionalChildren [
*243 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *244 (MRCItem
litem &204
pos 26
dimension 20
)
uid 1116,0
optionalChildren [
*245 (MRCItem
litem &205
pos 0
dimension 20
uid 1117,0
)
*246 (MRCItem
litem &206
pos 1
dimension 23
uid 1118,0
)
*247 (MRCItem
litem &207
pos 2
hidden 1
dimension 20
uid 1119,0
)
*248 (MRCItem
litem &217
pos 11
dimension 20
uid 1029,0
)
*249 (MRCItem
litem &218
pos 12
dimension 20
uid 1031,0
)
*250 (MRCItem
litem &219
pos 13
dimension 20
uid 1033,0
)
*251 (MRCItem
litem &220
pos 14
dimension 20
uid 1035,0
)
*252 (MRCItem
litem &221
pos 15
dimension 20
uid 1037,0
)
*253 (MRCItem
litem &222
pos 16
dimension 20
uid 1039,0
)
*254 (MRCItem
litem &223
pos 17
dimension 20
uid 1041,0
)
*255 (MRCItem
litem &224
pos 18
dimension 20
uid 1043,0
)
*256 (MRCItem
litem &225
pos 19
dimension 20
uid 1045,0
)
*257 (MRCItem
litem &226
pos 20
dimension 20
uid 1047,0
)
*258 (MRCItem
litem &227
pos 21
dimension 20
uid 1049,0
)
*259 (MRCItem
litem &228
pos 22
dimension 20
uid 1051,0
)
*260 (MRCItem
litem &229
pos 23
dimension 20
uid 1053,0
)
*261 (MRCItem
litem &230
pos 24
dimension 20
uid 1055,0
)
*262 (MRCItem
litem &231
pos 25
dimension 20
uid 1057,0
)
*263 (MRCItem
litem &232
pos 0
dimension 20
uid 1059,0
)
*264 (MRCItem
litem &233
pos 1
dimension 20
uid 1061,0
)
*265 (MRCItem
litem &234
pos 2
dimension 20
uid 1063,0
)
*266 (MRCItem
litem &235
pos 3
dimension 20
uid 1065,0
)
*267 (MRCItem
litem &236
pos 4
dimension 20
uid 1067,0
)
*268 (MRCItem
litem &237
pos 5
dimension 20
uid 1069,0
)
*269 (MRCItem
litem &238
pos 6
dimension 20
uid 1071,0
)
*270 (MRCItem
litem &239
pos 7
dimension 20
uid 1073,0
)
*271 (MRCItem
litem &240
pos 8
dimension 20
uid 1075,0
)
*272 (MRCItem
litem &241
pos 9
dimension 20
uid 1077,0
)
*273 (MRCItem
litem &242
pos 10
dimension 20
uid 1079,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1120,0
optionalChildren [
*274 (MRCItem
litem &208
pos 0
dimension 20
uid 1121,0
)
*275 (MRCItem
litem &210
pos 1
dimension 50
uid 1122,0
)
*276 (MRCItem
litem &211
pos 2
dimension 100
uid 1123,0
)
*277 (MRCItem
litem &212
pos 3
dimension 50
uid 1124,0
)
*278 (MRCItem
litem &213
pos 4
dimension 100
uid 1125,0
)
*279 (MRCItem
litem &214
pos 5
dimension 100
uid 1126,0
)
*280 (MRCItem
litem &215
pos 6
dimension 50
uid 1127,0
)
*281 (MRCItem
litem &216
pos 7
dimension 80
uid 1128,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1115,0
vaOverrides [
]
)
]
)
uid 1100,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *282 (LEmptyRow
)
uid 1130,0
optionalChildren [
*283 (RefLabelRowHdr
)
*284 (TitleRowHdr
)
*285 (FilterRowHdr
)
*286 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*287 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*288 (GroupColHdr
tm "GroupColHdrMgr"
)
*289 (NameColHdr
tm "GenericNameColHdrMgr"
)
*290 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*291 (InitColHdr
tm "GenericValueColHdrMgr"
)
*292 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*293 (EolColHdr
tm "GenericEolColHdrMgr"
)
*294 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector"
value "X\"0E80\""
)
uid 1081,0
)
*295 (LogGeneric
generic (GiElement
name "N_ADC"
type "integer"
value "2"
)
uid 1083,0
)
*296 (LogGeneric
generic (GiElement
name "NBITSHIFT"
type "integer"
value "1"
)
uid 1085,0
)
*297 (LogGeneric
generic (GiElement
name "RATE_DEF"
type "std_logic_vector"
value "\"11111\""
)
uid 1087,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1142,0
optionalChildren [
*298 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *299 (MRCItem
litem &282
pos 4
dimension 20
)
uid 1144,0
optionalChildren [
*300 (MRCItem
litem &283
pos 0
dimension 20
uid 1145,0
)
*301 (MRCItem
litem &284
pos 1
dimension 23
uid 1146,0
)
*302 (MRCItem
litem &285
pos 2
hidden 1
dimension 20
uid 1147,0
)
*303 (MRCItem
litem &294
pos 0
dimension 20
uid 1080,0
)
*304 (MRCItem
litem &295
pos 1
dimension 20
uid 1082,0
)
*305 (MRCItem
litem &296
pos 2
dimension 20
uid 1084,0
)
*306 (MRCItem
litem &297
pos 3
dimension 20
uid 1086,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1148,0
optionalChildren [
*307 (MRCItem
litem &286
pos 0
dimension 20
uid 1149,0
)
*308 (MRCItem
litem &288
pos 1
dimension 50
uid 1150,0
)
*309 (MRCItem
litem &289
pos 2
dimension 100
uid 1151,0
)
*310 (MRCItem
litem &290
pos 3
dimension 100
uid 1152,0
)
*311 (MRCItem
litem &291
pos 4
dimension 50
uid 1153,0
)
*312 (MRCItem
litem &292
pos 5
dimension 50
uid 1154,0
)
*313 (MRCItem
litem &293
pos 6
dimension 80
uid 1155,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1143,0
vaOverrides [
]
)
]
)
uid 1129,0
type 1
)
activeModelName "BlockDiag"
)
