{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.76345,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79665,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0365484,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0393731,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00400663,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0393731,
	"finish__design__instance__count__class:antenna_cell": 237,
	"finish__design__instance__area__class:antenna_cell": 593.069,
	"finish__design__instance__count__class:clock_buffer": 410,
	"finish__design__instance__area__class:clock_buffer": 8737.13,
	"finish__design__instance__count__class:timing_repair_buffer": 1362,
	"finish__design__instance__area__class:timing_repair_buffer": 14492.6,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2687.58,
	"finish__design__instance__count__class:clock_inverter": 184,
	"finish__design__instance__area__class:clock_inverter": 2031.95,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79301.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11804,
	"finish__design__instance__area__class:multi_input_combinational_cell": 159712,
	"finish__design__instance__count": 17442,
	"finish__design__instance__area": 267555,
	"finish__timing__setup__tns": -103.249,
	"finish__timing__setup__ws": -2.79097,
	"finish__clock__skew__setup": 0.149695,
	"finish__clock__skew__hold": 0.149695,
	"finish__timing__drv__max_slew_limit": -0.191995,
	"finish__timing__drv__max_slew": 147,
	"finish__timing__drv__max_cap_limit": 0.854601,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 218,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.349883,
	"finish__power__switching__total": 0.443064,
	"finish__power__leakage__total": 1.05811e-07,
	"finish__power__total": 0.792947,
	"finish__design__io": 771,
	"finish__design__die__area": 616837,
	"finish__design__core__area": 611179,
	"finish__design__instance__count": 25534,
	"finish__design__instance__area": 277680,
	"finish__design__instance__count__stdcell": 25534,
	"finish__design__instance__area__stdcell": 277680,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.454335,
	"finish__design__instance__utilization__stdcell": 0.454335,
	"finish__design__rows": 287,
	"finish__design__rows:unithd": 287,
	"finish__design__sites": 488474,
	"finish__design__sites:unithd": 488474,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}