<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>ciudragon</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xD8440000</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>CLUSTER0_CPUx_CFG0</spirit:name>
<spirit:description>Cluster 0 Core x Config Registers</spirit:description>
<spirit:addressOffset>0x0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_CPUx_CFG1</spirit:name>
<spirit:description>Cluster 0 Core x Config Registers</spirit:description>
<spirit:addressOffset>0x4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_CPUx_CFG2</spirit:name>
<spirit:description>Cluster 0 Core x Config Registers</spirit:description>
<spirit:addressOffset>0x8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_CPUx_CFG3</spirit:name>
<spirit:description>Cluster 0 Core x Config Registers</spirit:description>
<spirit:addressOffset>0xC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CRYPTODISABLE13</spirit:name>
<spirit:description>crypto disable  this field is used to disable the cryptography extension.  1 = disable  0 = enable</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGEND15</spirit:name>
<spirit:description>ee bit config  this field controls the state of the ee bit in the cp15 system control register.  0 = ee bit is low  1 = ee bit is high</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGTE17</spirit:name>
<spirit:description>processor out-of-reset exception handling state  0 = arm  1 = thumb</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP15SDISABLE19</spirit:name>
<spirit:description>cp15 coprocessor register non-secure write disable  1 = attempts to write to cp15 secure-state registers will result in an undefined instruction exception  0 = writes to cp15 secure-state registers are allowed and will not result in an undefined instruction exception</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_CTRL0</spirit:name>
<spirit:description>Cluster x Control Registers</spirit:description>
<spirit:addressOffset>0x10</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_CTRL1</spirit:name>
<spirit:description>Cluster x Control Registers</spirit:description>
<spirit:addressOffset>0x50</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_CTRL2</spirit:name>
<spirit:description>Cluster x Control Registers</spirit:description>
<spirit:addressOffset>0xD8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>EVENTO_PENDDING_COUNT</spirit:name>
<spirit:description>evento pending count</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBGL1RSTDISABLE</spirit:name>
<spirit:description>debug only: disable l1 cache reset</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EVENTO_PENDDING_COUNT_CLR</spirit:name>
<spirit:description>evento pending count clear  1=clear. need first write to 1, then write to 0 to clear</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EVENTI_MASK_1</spirit:name>
<spirit:description>eventi mask bit1  1= mask. for x=0, it mask evento from cluster2;   for x=1, it mask evento from cluster2; for x=2, it mask evento from cluster1;</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EVENTI_MASK_0</spirit:name>
<spirit:description>eventi mask bit0  1= mask. for x=0, it mask evento from cluster1;   for x=1, it mask evento from cluster0; for x=2, it mask evento from cluster0;</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EVENT_OUT_EN</spirit:name>
<spirit:description>event sent to other cluster enable  1 = this cluster cpu execution of &quot;sev&quot; will wake up other cluster cpus which are in &quot;wait for event&quot; (wfe) state</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACINACTM</spirit:name>
<spirit:description>snoop interface control  this field indicates whether snoop interface is active or is inactive and not participating in coherency.  0 = snoop interface is active  1 = snoop interface is inactive</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_CPU_SRAM_CTRL0</spirit:name>
<spirit:description>Cluster x CPU SRAM Control Registers</spirit:description>
<spirit:addressOffset>0x14</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_CPU_SRAM_CTRL1</spirit:name>
<spirit:description>Cluster x CPU SRAM Control Registers</spirit:description>
<spirit:addressOffset>0x54</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_CPU_SRAM_CTRL2</spirit:name>
<spirit:description>Cluster x CPU SRAM Control Registers</spirit:description>
<spirit:addressOffset>0xDC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>L1_SRDP_EMASB</spirit:name>
<spirit:description>l1_srdp_emasb</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SRDP_EMAWB</spirit:name>
<spirit:description>l1_srdp_emawb</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SRDP_EMAB</spirit:name>
<spirit:description>l1_srdp_emab</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SRDP_EMASA</spirit:name>
<spirit:description>l1_srdp_emasa</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SRDP_EMAWA</spirit:name>
<spirit:description>l1_srdp_emawa</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SRDP_EMAA</spirit:name>
<spirit:description>l1_srdp_emaa</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SR1P_EMAS</spirit:name>
<spirit:description>l1_sr1p_emas</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SR1P_EMAW</spirit:name>
<spirit:description>l1_sr1p_emaw</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_SR1P_EMA</spirit:name>
<spirit:description>l1_sr1p_ema</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_RF2P_EMASA</spirit:name>
<spirit:description>l1_rf2p_emasa</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_RF2P_EMAB</spirit:name>
<spirit:description>l1_rf2p_emab</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_RF2P_EMAA</spirit:name>
<spirit:description>l1_rf2p_emaa</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_RF1P_EMAS</spirit:name>
<spirit:description>l1_rf1p_emas</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_RF1P_EMAW</spirit:name>
<spirit:description>l1_rf1p_emaw</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L1_RF1P_EMA</spirit:name>
<spirit:description>l1_rf1p_ema</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_MP_SRAM_CTRL0</spirit:name>
<spirit:description>Cluster x MP SRAM Control Registers</spirit:description>
<spirit:addressOffset>0x18</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_MP_SRAM_CTRL1</spirit:name>
<spirit:description>Cluster x MP SRAM Control Registers</spirit:description>
<spirit:addressOffset>0x58</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_MP_SRAM_CTRL2</spirit:name>
<spirit:description>Cluster x MP SRAM Control Registers</spirit:description>
<spirit:addressOffset>0xE0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>L2_SRDP_EMASB</spirit:name>
<spirit:description>l2_srdp_emasb</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRDP_EMAWB</spirit:name>
<spirit:description>l2_srdp_emawb</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRDP_EMAB</spirit:name>
<spirit:description>l2_srdp_emab</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRDP_EMASA</spirit:name>
<spirit:description>l2_srdp_emasa</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRDP_EMAWA</spirit:name>
<spirit:description>l2_srdp_emawa</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRDP_EMAA</spirit:name>
<spirit:description>l2_srdp_emaa</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SR1P_EMAS</spirit:name>
<spirit:description>l2_sr1p_emas</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SR1P_EMAW</spirit:name>
<spirit:description>l2_sr1p_emaw</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SR1P_EMA</spirit:name>
<spirit:description>l2_sr1p_ema</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_RF2P_EMASA</spirit:name>
<spirit:description>l2_rf2p_emasa</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_RF2P_EMAB</spirit:name>
<spirit:description>l2_rf2p_emab</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_RF2P_EMAA</spirit:name>
<spirit:description>l2_rf2p_emaa</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_RF1P_EMAS</spirit:name>
<spirit:description>l2_rf1p_emas</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_RF1P_EMAW</spirit:name>
<spirit:description>l2_rf1p_emaw</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_RF1P_EMA</spirit:name>
<spirit:description>l2_rf1p_ema</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_STATUS0</spirit:name>
<spirit:description>Cluster x Status Register</spirit:description>
<spirit:addressOffset>0x30</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_STATUS1</spirit:name>
<spirit:description>Cluster x Status Register</spirit:description>
<spirit:addressOffset>0x70</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERx_STATUS2</spirit:name>
<spirit:description>Cluster x Status Register</spirit:description>
<spirit:addressOffset>0xE4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>L2FLUSHDONE</spirit:name>
<spirit:description>l2 hardware flush complete</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>STANDBY_WFE</spirit:name>
<spirit:description>cpu core standbywfe status</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SMPEN</spirit:name>
<spirit:description>smp status  indicates whether a core is taking part in coherency.  for cluster 0:  bit [3] is used for core 3  bit [2] is used for core 2  bit [1] is used for core 1  bit [0] is used for core 0    for cluster 1:  bit [3] is used for core 7  bit [2] is used for core 6  bit [1] is used for core 5  bit [0] is used for core 4</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_CPUx_CFG0</spirit:name>
<spirit:description>Cluster 1 Core x Config Register</spirit:description>
<spirit:addressOffset>0x40</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_CPUx_CFG1</spirit:name>
<spirit:description>Cluster 1 Core x Config Register</spirit:description>
<spirit:addressOffset>0x44</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_CPUx_CFG2</spirit:name>
<spirit:description>Cluster 1 Core x Config Register</spirit:description>
<spirit:addressOffset>0x48</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_CPUx_CFG3</spirit:name>
<spirit:description>Cluster 1 Core x Config Register</spirit:description>
<spirit:addressOffset>0x4C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CRYPTODISABLE97</spirit:name>
<spirit:description>crypto disable  this field is used to disable the cryptography extension.  1 = disable  0 = enable</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGEND99</spirit:name>
<spirit:description>ee bit config  this field controls the state of the ee bit in the cp15 system control register.  0 = ee bit is low  1 = ee bit is high</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGTE101</spirit:name>
<spirit:description>processor out-of-reset exception handling state  0 = arm  1 = thumb</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP15SDISABLE103</spirit:name>
<spirit:description>cp15 coprocessor register non-secure write disable  1 = attempts to write to cp15 secure-state registers will result in an undefined instruction exception  0 = writes to cp15 secure-state registers are allowed and will not result in an undefined instruction exception</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CS_SRAM_CTRL</spirit:name>
<spirit:description>CoreSight SRAM Control Register</spirit:description>
<spirit:addressOffset>0X80</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DCI_SRDP_EMASB112</spirit:name>
<spirit:description>srdp_emasb</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SRDP_EMAWB113</spirit:name>
<spirit:description>srdp_emawb</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SRDP_EMAB114</spirit:name>
<spirit:description>srdp_emab</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SRDP_EMASA115</spirit:name>
<spirit:description>srdp_emasa</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SRDP_EMAWA116</spirit:name>
<spirit:description>srdp_emawa</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SRDP_EMAA117</spirit:name>
<spirit:description>srdp_emaa</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SR1P_EMAS118</spirit:name>
<spirit:description>sr1p_emas</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SR1P_EMAW119</spirit:name>
<spirit:description>sr1p_emaw</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SR1P_EMA120</spirit:name>
<spirit:description>sr1p_ema</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_RF2P_EMASA121</spirit:name>
<spirit:description>rf2p_emasa</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_RF2P_EMAB122</spirit:name>
<spirit:description>rf2p_emab</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_RF2P_EMAA123</spirit:name>
<spirit:description>rf2p_emaa</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_RF1P_EMAS124</spirit:name>
<spirit:description>rf1p_emas</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_RF1P_EMAW125</spirit:name>
<spirit:description>rf1p_emaw</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_RF1P_EMA126</spirit:name>
<spirit:description>rf1p_ema</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GIC_CTRL</spirit:name>
<spirit:description>GIC Control Register</spirit:description>
<spirit:addressOffset>0X84</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GIC500_SW_RSTN</spirit:name>
<spirit:description>gic500 sw reset  0=reset.  usually used for gic500 ecc fatal</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NSEI_TO_CPU_CORE_MASK</spirit:name>
<spirit:description>gic500 ecc fatal caused nsei  to cpu core mask,  there're 10 cpu cores,  each cpu core use 1 bit   1=mask</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>10</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GIC500_ECC_FATAL_INT_STATUS</spirit:name>
<spirit:description>gic500 ecc fatal interrupt status  1=gic500 ecc fatal interrupt valid</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GIC500_ECC_FATAL_INT_CLR</spirit:name>
<spirit:description>gic500 ecc fatal interrupt clear  1=clear the nsei  and ecc fatal status  interrupt. this bit will automatically restore to 0 after write to 1</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GIC500_ECC_FATAL_INT_EN</spirit:name>
<spirit:description>gic500 ecc fatal interrupt enable  1=enable the interrupt. if gic500 send out ecc_fatal=1, the gic500 will be hw reset, and the cpu cores will receive nsei  interrupt</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CKG_CTRL</spirit:name>
<spirit:description>Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X88</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCI_CLKOFF_TIMER</spirit:name>
<spirit:description>cci dynamic clock gate timer. when dynamic lcock gate enable, cci clock will off after cci_clkoff_timer cycle.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>10</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ATCLKEN_MASK</spirit:name>
<spirit:description>atclken_mask</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CIU_CKG_EN</spirit:name>
<spirit:description>dragon ciu dynamic gate enable  1=dynamic clock gate  0=clock is always on</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_CKG_EN</spirit:name>
<spirit:description>cci clock dynamic gate enable  1=dynamic clock gate  0=clock is always on</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MAIN_CKG_EN</spirit:name>
<spirit:description>fabric 1x3 main clock dynamic gate enable  1=dynamic clock gate  0=clock is always on</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLKM0_CKG_EN</spirit:name>
<spirit:description>aclkm0 clock dynamic gate enable  1=dynamic clock gate  0=clock is always on</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CPU_GIC_CTRL</spirit:name>
<spirit:description>CPU GIC Control Register</spirit:description>
<spirit:addressOffset>0X8C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>NFIQ_NIRQ_MASK_C2</spirit:name>
<spirit:description>cluster2 nfiq and nirq mask  1=mask. when giccdisable_c2=0, this bit must be always 1;  when giccdisable_c2=1, this bit can be 0 or 1</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NFIQ_NIRQ_MASK_C1</spirit:name>
<spirit:description>cluster1 nfiq and nirq mask  1=mask. when giccdisable_c1=0, this bit must be always 1;  when giccdisable_c1=1, this bit can be 0 or 1</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NFIQ_NIRQ_MASK_C0</spirit:name>
<spirit:description>cluster0 nfiq and nirq mask  1=mask. when giccdisable_c0=0, this bit must be always 1;  when giccdisable_c0=1, this bit can be 0 or 1</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GICCDISABLE_C2</spirit:name>
<spirit:description>cluster2 disable gic cpu interface  1=disable,  this configuration only change to be valid at the time cpu cluster reset  go to de-assert</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GICCDISABLE_C1</spirit:name>
<spirit:description>cluster1 disable gic cpu interface  1=disable,  this configuration only change to be valid at the time cpu cluster reset  go to de-assert</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GICCDISABLE_C0</spirit:name>
<spirit:description>cluster0 disable gic cpu interface  1=disable,  this configuration only change to be valid at the time cpu cluster reset  go to de-assert</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CCI_DBG_CTRL</spirit:name>
<spirit:description>CCI Debug Control Register</spirit:description>
<spirit:addressOffset>0X90</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCI_GPU_FORCE_AWQOS</spirit:name>
<spirit:description>gpu force awqos to 0 in cci550  1=force to 0</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_GPU_FORCE_ARQOS</spirit:name>
<spirit:description>gpu force arqos to 0 in cci550  1=force to 0</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_DBGEN176</spirit:name>
<spirit:description>invasive debug enable. if high, enables the counting and export of
pmu events.</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SPIDEN177</spirit:name>
<spirit:description>secure invasive debug enable. if both spiden and dbgen are high, enables the counting of both non-secure and secure events.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_NIDEN178</spirit:name>
<spirit:description>non-invasive debug enable. if high, the signal enables counting and export of pmu events.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCI_SPNIDEN179</spirit:name>
<spirit:description>secure privileged non-invasive debug enable. if both spniden and niden are high, the signal enables counting of both nonsecure and secure events.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PW_STR_CTRL</spirit:name>
<spirit:description>Pulse Latch Width Control register</spirit:description>
<spirit:addressOffset>0X94</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PW_STR_2</spirit:name>
<spirit:description>cluster 2 pulse latch width control</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PW_STR_1</spirit:name>
<spirit:description>cluster 1 pulse latch width control</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PW_STR_0</spirit:name>
<spirit:description>cluster 0 pulse latch width control</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CCI_INF_QOS_CTRL</spirit:name>
<spirit:description>CCI Interface QoS control</spirit:description>
<spirit:addressOffset>0X98</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_ARQOS_CFG</spirit:name>
<spirit:description>c2_arqos_cfg</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_AWQOS_CFG</spirit:name>
<spirit:description>c2_awqos_cfg</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_ARQOS_CFG</spirit:name>
<spirit:description>c1_arqos_cfg</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_AWQOS_CFG</spirit:name>
<spirit:description>c1_awqos_cfg</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_ARQOS_CFG</spirit:name>
<spirit:description>c0_arqos_cfg</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_AWQOS_CFG</spirit:name>
<spirit:description>c0_awqos_cfg</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_CPUx_CFG0</spirit:name>
<spirit:description>Cluster 2 Core x Config Register</spirit:description>
<spirit:addressOffset>0xC8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_CPUx_CFG1</spirit:name>
<spirit:description>Cluster 2 Core x Config Register</spirit:description>
<spirit:addressOffset>0xCC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CRYPTODISABLE230</spirit:name>
<spirit:description>crypto disable  this field is used to disable the cryptography extension.  1 = disable  0 = enable</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGEND232</spirit:name>
<spirit:description>ee bit config  this field controls the state of the ee bit in the cp15 system control register.  0 = ee bit is low  1 = ee bit is high</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGTE234</spirit:name>
<spirit:description>processor out-of-reset exception handling state  0 = arm  1 = thumb</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP15SDISABLE236</spirit:name>
<spirit:description>cp15 coprocessor register non-secure write disable  1 = attempts to write to cp15 secure-state registers will result in an undefined instruction exception  0 = writes to cp15 secure-state registers are allowed and will not result in an undefined instruction exception</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CPU_L2_LIGHT_SLEEP_CTRL</spirit:name>
<spirit:description>CPU L2 LIGHT SLEEP CONTROL Register</spirit:description>
<spirit:addressOffset>0XE8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_L2_REPLRAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster2 l2 replram light sleep disable</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_L2_TAGRAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster2 l2 tagram light sleep disable</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_L2_DATARAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster2 l2 dataram light sleep disable</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_L2_VICTIMRAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster1 l2 victimram light sleep disable</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_L2_DATARAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster1 l2 dataram light sleep disable</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_L2_VICTIMRAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster0 l2 victimram light sleep disable</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_L2_DATARAM_LIGHT_SLEEP_DIS</spirit:name>
<spirit:description>cluster0 l2 dataram light sleep disable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CPU_ACLKM0_ACLKM1_CTRL</spirit:name>
<spirit:description>CPU ACLKM0_ACLKM1 Control Register</spirit:description>
<spirit:addressOffset>0XEC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIS_SLOW_CLK_DURING_CLUSTER2_PWRUP</spirit:name>
<spirit:description>disable slow clock during cluter2 cpu core power up   1=aclkm0 and aclkm1 are free runing during cluster2 cpu core power up   0=aclkm0 and aclkm1 is gated for some time, or is slow clock instead during cpu core power up</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_SLOW_CLK_DURING_CLUSTER1_PWRUP</spirit:name>
<spirit:description>disable slow clock during cluter1 cpu core power up   1=aclkm0 and aclkm1 are free runing during cluster1 cpu core power up   0=aclkm0 and aclkm1 is gated for some time, or is slow clock instead during cpu core power up</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_SLOW_CLK_DURING_CLUSTER0_PWRUP</spirit:name>
<spirit:description>disable slow clock during cluter0 cpu core power up   1=aclkm0 and aclkm1 are free runing during cluster0 cpu core power up   0=aclkm0 and aclkm1 is gated for some time, or is slow clock instead during cpu core power up</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_ROM_READ_ADDR_REMAP</spirit:name>
<spirit:description>Cluster 0 ROM READ ADDR REMAP Register</spirit:description>
<spirit:addressOffset>0X104</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ROM_REMAP_ADDR</spirit:name>
<spirit:description>rom_remap_addr</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>28</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ROM_REMAP_ENABLE</spirit:name>
<spirit:description>rom_remap_enable  1=enableã€‚ only used for fpga</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CCI_M1_CTRL</spirit:name>
<spirit:description>CCI_m1 Monitor Ctrl Register  </spirit:description>
<spirit:addressOffset>0XF0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCI_M1_EN</spirit:name>
<spirit:description>enable axi monitor for ddr controller p0 port</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_M1_CLKDIV</spirit:name>
<spirit:description>clk divide value of input axi clk</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_M1_READ</spirit:name>
<spirit:description>set to 1 to update reading monitor data, update every time when write 1 to this bit</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_M1_LATCH</spirit:name>
<spirit:description>latch enable for monitor data</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_M1_HB_SEL</spirit:name>
<spirit:description>set to 1 to select monitor data to bus</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_M1_CTRL_SEL</spirit:name>
<spirit:description></spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CCI_M1_X</spirit:name>
<spirit:description>CCI_m1 Monitor Threshold X Register</spirit:description>
<spirit:addressOffset>0XF4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCI_M1_X</spirit:name>
<spirit:description>cci_m1 monitor x_threshold for outstanding request number
num_x_count =&gt; number of clocks that the outstanding request is &gt; 1 and &lt;= x threshold
num_y_count =&gt; number of clocks that the outstanding request is &gt; x and &lt;= y threshold
num_yplus_count =&gt; number of clocks that the outstanding request is &gt; y threshold</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CCI_M1_Y</spirit:name>
<spirit:description>CCI_m1 Monitor Threshold Y Register</spirit:description>
<spirit:addressOffset>0XF8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCI_M1_Y</spirit:name>
<spirit:description>cci_m1 monitor y_threshold for outstanding request number
num_x_count =&gt; number of clocks that the outstanding request is &gt; 1 and &lt;= x threshold
num_y_count =&gt; number of clocks that the outstanding request is &gt; x and &lt;= y threshold
num_yplus_count =&gt; number of clocks that the outstanding request is &gt; y threshold</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CCI_M1_DATA</spirit:name>
<spirit:description>CCI_m1 Monitor Read Data Register  </spirit:description>
<spirit:addressOffset>0XFC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCI_M1_DATA</spirit:name>
<spirit:description>cci_m1 monitor read data</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>