Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 29 18:39:59 2022
| Host         : micro07 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file count8_dff_control_sets_placed.rpt
| Design       : count8_dff
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  dff1/iQ_reg_0 |               | reset_IBUF       |                1 |              1 |
|  dff1/iQ_reg_0 | load_IBUF     | reset_IBUF       |                1 |              1 |
|  dff0/iQ       |               | reset_IBUF       |                1 |              1 |
|  dff0/iQ       | load_IBUF     | reset_IBUF       |                1 |              1 |
|  dff4/iQ_reg_0 |               | reset_IBUF       |                1 |              1 |
|  dff4/iQ_reg_0 | load_IBUF     | reset_IBUF       |                1 |              1 |
|  dff5/iQ_reg_0 |               | reset_IBUF       |                1 |              1 |
|  dff5/iQ_reg_0 | load_IBUF     | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG |               | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | load_IBUF     | reset_IBUF       |                1 |              1 |
|  dff2/iQ_reg_0 |               | reset_IBUF       |                1 |              1 |
|  dff2/iQ_reg_0 | load_IBUF     | reset_IBUF       |                1 |              1 |
|  dff3/iQ_reg_0 |               | reset_IBUF       |                1 |              1 |
|  dff3/iQ_reg_0 | load_IBUF     | reset_IBUF       |                1 |              1 |
|  dff6/iQ_reg_0 |               | reset_IBUF       |                1 |              1 |
|  dff6/iQ_reg_0 | load_IBUF     | reset_IBUF       |                1 |              1 |
+----------------+---------------+------------------+------------------+----------------+


