<dec f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='68' type='48'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='82' c='_ZN4llvmL18isARMArea3RegisterEjb'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmMatcher.inc' l='9455' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='1344'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='307' u='r' c='_ZN4llvm6ARM_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE'/>
