#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 01:07:00 2019
# Process ID: 11170
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs
# Command line: vivado
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/vivado.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.3 [current_project]
set_property  ip_repo_paths  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado_ip_repo [current_project]
update_ip_catalog
update_ip_catalog -add_ip /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/impl/ip/xilinx_com_hls_hls_real2xfft_1_0.zip -repo_path /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado_ip_repo
update_ip_catalog -add_ip /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/be_vhls_prj/IPXACTExport/impl/ip/xilinx_com_hls_hls_xfft2real_1_0.zip -repo_path /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado_ip_repo
create_bd_design "RealFFT"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
set_property -dict [list CONFIG.transform_length {512} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.aresetn {true} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {2}] [get_bd_cells xfft_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_xfft2real:1.0 hls_xfft2real_0
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_real2xfft:1.0 hls_real2xfft_0
endgroup
set_property location {2 549 115} [get_bd_cells xfft_0]
set_property location {0.5 -171 -31} [get_bd_cells hls_real2xfft_0]
set_property location {1 -90 -17} [get_bd_cells hls_real2xfft_0]
set_property location {2.5 762 -48} [get_bd_cells hls_xfft2real_0]
set_property location {2 237 -51} [get_bd_cells xfft_0]
set_property location {1.5 194 -66} [get_bd_cells xfft_0]
set_property location {2.5 392 -42} [get_bd_cells xfft_0]
set_property location {3.5 917 -44} [get_bd_cells hls_xfft2real_0]
set_property location {2.5 735 -53} [get_bd_cells hls_xfft2real_0]
set_property location {1.5 -81 -47} [get_bd_cells hls_real2xfft_0]
save_bd_design
connect_bd_intf_net [get_bd_intf_pins hls_real2xfft_0/m_axis_dout] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
set_property location {1 -68 -76} [get_bd_cells hls_real2xfft_0]
set_property location {1 -67 -62} [get_bd_cells hls_real2xfft_0]
set_property location {1 -64 -76} [get_bd_cells hls_real2xfft_0]
set_property location {1 -69 -81} [get_bd_cells hls_real2xfft_0]
set_property location {1 -54 -79} [get_bd_cells hls_real2xfft_0]
set_property location {2 352 -58} [get_bd_cells xfft_0]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins hls_xfft2real_0/s_axis_din]
set_property location {3.5 863 -67} [get_bd_cells hls_xfft2real_0]
save_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins hls_real2xfft_0/s_axis_din]
endgroup
set_property name real2xfft_din [get_bd_intf_ports s_axis_din_0]
save_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins hls_xfft2real_0/m_axis_dout]
endgroup
set_property name xfft2real_dout [get_bd_intf_ports m_axis_dout_0]
startgroup
make_bd_pins_external  [get_bd_pins hls_real2xfft_0/aclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hls_real2xfft_0/aresetn]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2 331 -283} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins hls_xfft2real_0/ap_start]
connect_bd_net [get_bd_pins hls_real2xfft_0/ap_start] [get_bd_pins xlconstant_0/dout]
set_property location {1.5 154 -234} [get_bd_cells xlconstant_0]
save_bd_design
connect_bd_net [get_bd_ports aclk_0] [get_bd_pins xfft_0/aclk]
connect_bd_net [get_bd_ports aclk_0] [get_bd_pins hls_xfft2real_0/aclk]
save_bd_design
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins xfft_0/aresetn]
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins hls_xfft2real_0/aresetn]
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs RealFFT]
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd}
close_bd_design [get_bd_designs RealFFT]
generate_target all [get_files  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd]
catch { config_ip_cache -export [get_ips -all RealFFT_xfft_0_0] }
catch { config_ip_cache -export [get_ips -all RealFFT_hls_xfft2real_0_0] }
catch { config_ip_cache -export [get_ips -all RealFFT_hls_real2xfft_0_0] }
catch { config_ip_cache -export [get_ips -all RealFFT_xlconstant_0_0] }
export_ip_user_files -of_objects [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd]
launch_runs -jobs 2 {RealFFT_xfft_0_0_synth_1 RealFFT_hls_xfft2real_0_0_synth_1 RealFFT_hls_real2xfft_0_0_synth_1 RealFFT_xlconstant_0_0_synth_1}
export_simulation -of_objects [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd] -directory /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.ip_user_files -ipstatic_source_dir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/questa} {ies=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/ies} {vcs=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd] -top
add_files -norecurse /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/hdl/RealFFT_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/verilog_tb/realfft_rtl_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd}
set_property name aclk [get_bd_ports aclk_0]
set_property name aresetn [get_bd_ports aresetn_0]
validate_bd_design
save_bd_design
regenerate_bd_layout
validate_bd_design -force
generate_target all [get_files  /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd]
export_ip_user_files -of_objects [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd]
export_simulation -of_objects [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd] -directory /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.ip_user_files -ipstatic_source_dir /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/questa} {ies=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/ies} {vcs=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd] -top
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd}
launch_simulation
source realfft_rtl_tb.tcl
run all
close_sim
launch_simulation
source realfft_rtl_tb.tcl
run all
close_sim
launch_simulation
source realfft_rtl_tb.tcl
run all
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd}
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd}
open_bd_design {/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/project_1/project_1.srcs/sources_1/bd/RealFFT/RealFFT.bd}
close_sim
