{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554675602475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554675602484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 18:20:02 2019 " "Processing started: Sun Apr 07 18:20:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554675602484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675602484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675602484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554675603282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554675603282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_sign_extend_17_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_sign_extend_17_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_sign_extend_17_32 " "Found entity 1: z_sign_extend_17_32" {  } { { "processor/z_sign_extend_17_32.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_sign_extend_17_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_shiftreg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_shiftreg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_shiftreg_32 " "Found entity 1: z_shiftreg_32" {  } { { "processor/z_shiftreg_32.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_shiftreg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_64.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_64 " "Found entity 1: z_reg_64" {  } { { "processor/z_reg_64.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_reg_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_32 " "Found entity 1: z_reg_32" {  } { { "processor/z_reg_32.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_27.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_27 " "Found entity 1: z_reg_27" {  } { { "processor/z_reg_27.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_reg_27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_reg_12.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_reg_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_reg_12 " "Found entity 1: z_reg_12" {  } { { "processor/z_reg_12.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_reg_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_pmux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_pmux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_pmux_3 " "Found entity 1: z_pmux_3" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_neq0_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_neq0_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_neq0_32 " "Found entity 1: z_neq0_32" {  } { { "processor/z_neq0_32.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_neq0_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_neq_12.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_neq_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_neq_12 " "Found entity 1: z_neq_12" {  } { { "processor/z_neq_12.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_neq_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_mux_8 " "Found entity 1: z_mux_8" {  } { { "processor/z_mux_8.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_mux_4 " "Found entity 1: z_mux_4" {  } { { "processor/z_mux_4.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_latch_assert.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_latch_assert.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_latch_assert " "Found entity 1: z_latch_assert" {  } { { "processor/z_latch_assert.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_latch_assert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_equals_5.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_equals_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_equals_5 " "Found entity 1: z_equals_5" {  } { { "processor/z_equals_5.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_equals_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_dflipflop " "Found entity 1: z_dflipflop" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_32 " "Found entity 1: z_decoder_32" {  } { { "processor/z_decoder_32.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_16.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_16 " "Found entity 1: z_decoder_16" {  } { { "processor/z_decoder_16.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_4.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_4 " "Found entity 1: z_decoder_4" {  } { { "processor/z_decoder_4.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_decoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_decoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_decoder_2 " "Found entity 1: z_decoder_2" {  } { { "processor/z_decoder_2.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_branch_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_branch_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_branch_predictor " "Found entity 1: z_branch_predictor" {  } { { "processor/z_branch_predictor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_branch_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_adder_select_4x8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_adder_select_4x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_adder_select_4x8 " "Found entity 1: z_adder_select_4x8" {  } { { "processor/z_adder_select_4x8.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_adder_select_4x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/z_adder_cl_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/z_adder_cl_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_adder_cl_8x1 " "Found entity 1: z_adder_cl_8x1" {  } { { "processor/z_adder_cl_8x1.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_adder_cl_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_rshift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_rshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_rshift " "Found entity 1: x_rshift" {  } { { "processor/x_rshift.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_rshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_negator.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_negator.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_negator " "Found entity 1: x_negator" {  } { { "processor/x_negator.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_negator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_mult_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_mult_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_mult_shiftreg " "Found entity 1: x_mult_shiftreg" {  } { { "processor/x_mult_shiftreg.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_mult_shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_mult " "Found entity 1: x_mult" {  } { { "processor/x_mult.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_lshift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_lshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_lshift " "Found entity 1: x_lshift" {  } { { "processor/x_lshift.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_lshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div_subtractor " "Found entity 1: x_div_subtractor" {  } { { "processor/x_div_subtractor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div_partial.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div_partial.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div_partial " "Found entity 1: x_div_partial" {  } { { "processor/x_div_partial.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div_partial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div_lshift.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div_lshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div_lshift " "Found entity 1: x_div_lshift" {  } { { "processor/x_div_lshift.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div_lshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_div.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_div " "Found entity 1: x_div" {  } { { "processor/x_div.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_comparator " "Found entity 1: x_comparator" {  } { { "processor/x_comparator.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_alu " "Found entity 1: x_alu" {  } { { "processor/x_alu.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_adder_select_4x8.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_adder_select_4x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_adder_select_4x8 " "Found entity 1: x_adder_select_4x8" {  } { { "processor/x_adder_select_4x8.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_adder_select_4x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/x_adder_cl_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/x_adder_cl_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_adder_cl_8x1 " "Found entity 1: x_adder_cl_8x1" {  } { { "processor/x_adder_cl_8x1.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_adder_cl_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(36) " "Verilog HDL warning at regfile.v(36): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611782 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(37) " "Verilog HDL warning at regfile.v(37): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(42) " "Verilog HDL warning at regfile.v(42): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(43) " "Verilog HDL warning at regfile.v(43): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor_skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor_skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_skeleton " "Found entity 1: processor_skeleton" {  } { { "processor/processor_skeleton.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor_skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(406) " "Verilog HDL warning at processor.v(406): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 406 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611797 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(407) " "Verilog HDL warning at processor.v(407): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(408) " "Verilog HDL warning at processor.v(408): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(409) " "Verilog HDL warning at processor.v(409): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611798 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(410) " "Verilog HDL warning at processor.v(410): extended using \"x\" or \"z\"" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554675611798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_processor " "Found entity 1: processor_processor" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_imem " "Found entity 1: processor_imem" {  } { { "processor/imem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_dmem " "Found entity 1: processor_dmem" {  } { { "processor/dmem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/d_reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/d_reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_reg_32 " "Found entity 1: d_reg_32" {  } { { "processor/d_reg_32.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/d_reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/d_dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/d_dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_dffe_ref " "Found entity 1: d_dffe_ref" {  } { { "processor/d_dffe_ref.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/d_dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/adder_half.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/adder_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_half " "Found entity 1: adder_half" {  } { { "processor/adder_half.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/adder_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/adder_full.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/adder_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_full " "Found entity 1: adder_full" {  } { { "processor/adder_full.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/adder_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611947 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "vga_controller.v(144) " "Verilog HDL Event Control warning at vga_controller.v(144): Event Control contains a complex event expression" {  } { { "vga_controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/vga_controller.v" 144 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1554675611952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611962 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_object " "Found entity 2: color_object" {  } { { "vga_controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/vga_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611962 ""} { "Info" "ISGN_ENTITY_NAME" "3 calcCord " "Found entity 3: calcCord" {  } { { "vga_controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/vga_controller.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675611985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(51) " "Verilog HDL Implicit Net warning at skeleton.v(51): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/skeleton.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(82) " "Verilog HDL Implicit Net warning at skeleton.v(82): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/skeleton.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(83) " "Verilog HDL Implicit Net warning at skeleton.v(83): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/skeleton.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(83) " "Verilog HDL Implicit Net warning at skeleton.v(83): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/skeleton.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug_data processor.v(29) " "Verilog HDL Implicit Net warning at processor.v(29): created implicit net for \"debug_data\"" {  } { { "processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK_n vga_controller.v(133) " "Verilog HDL Implicit Net warning at vga_controller.v(133): created implicit net for \"VGA_CLK_n\"" {  } { { "vga_controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/vga_controller.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "background_index vga_controller.v(134) " "Verilog HDL Implicit Net warning at vga_controller.v(134): created implicit net for \"background_index\"" {  } { { "vga_controller.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/vga_controller.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675611985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_skeleton " "Elaborating entity \"processor_skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554675612190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_imem processor_imem:my_imem " "Elaborating entity \"processor_imem\" for hierarchy \"processor_imem:my_imem\"" {  } { { "processor/processor_skeleton.v" "my_imem" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor_skeleton.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor_imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "processor/imem.v" "altsyncram_component" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor_imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "processor/imem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor_imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor/test.mif " "Parameter \"init_file\" = \"processor/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612310 ""}  } { { "processor/imem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554675612310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omb1 " "Found entity 1: altsyncram_omb1" {  } { { "db/altsyncram_omb1.tdf" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/db/altsyncram_omb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675612366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675612366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omb1 processor_imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_omb1:auto_generated " "Elaborating entity \"altsyncram_omb1\" for hierarchy \"processor_imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_omb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612369 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4093 4096 0 1 1 " "4093 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "3 4095 " "Addresses ranging from 3 to 4095 are not initialized" {  } { { "C:/Users/mm617/Desktop/350final/project/lab6/processor/test.mif" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/test.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1554675612373 ""}  } { { "C:/Users/mm617/Desktop/350final/project/lab6/processor/test.mif" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/test.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1554675612373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_dmem processor_dmem:my_dmem " "Elaborating entity \"processor_dmem\" for hierarchy \"processor_dmem:my_dmem\"" {  } { { "processor/processor_skeleton.v" "my_dmem" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor_skeleton.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor_dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "processor/dmem.v" "altsyncram_component" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor_dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "processor/dmem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor_dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554675612559 ""}  } { { "processor/dmem.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554675612559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kgg1 " "Found entity 1: altsyncram_kgg1" {  } { { "db/altsyncram_kgg1.tdf" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/db/altsyncram_kgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554675612616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675612616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kgg1 processor_dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kgg1:auto_generated " "Elaborating entity \"altsyncram_kgg1\" for hierarchy \"processor_dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "processor/processor_skeleton.v" "my_regfile" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor_skeleton.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_decoder_32 regfile:my_regfile\|z_decoder_32:decoder0 " "Elaborating entity \"z_decoder_32\" for hierarchy \"regfile:my_regfile\|z_decoder_32:decoder0\"" {  } { { "processor/regfile.v" "decoder0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_decoder_2 regfile:my_regfile\|z_decoder_32:decoder0\|z_decoder_2:d0 " "Elaborating entity \"z_decoder_2\" for hierarchy \"regfile:my_regfile\|z_decoder_32:decoder0\|z_decoder_2:d0\"" {  } { { "processor/z_decoder_32.v" "d0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_decoder_16 regfile:my_regfile\|z_decoder_32:decoder0\|z_decoder_16:d1 " "Elaborating entity \"z_decoder_16\" for hierarchy \"regfile:my_regfile\|z_decoder_32:decoder0\|z_decoder_16:d1\"" {  } { { "processor/z_decoder_32.v" "d1" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_decoder_4 regfile:my_regfile\|z_decoder_32:decoder0\|z_decoder_16:d1\|z_decoder_4:d0 " "Elaborating entity \"z_decoder_4\" for hierarchy \"regfile:my_regfile\|z_decoder_32:decoder0\|z_decoder_16:d1\|z_decoder_4:d0\"" {  } { { "processor/z_decoder_16.v" "d0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_decoder_16.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_reg_32 regfile:my_regfile\|d_reg_32:loop1\[1\].myReg " "Elaborating entity \"d_reg_32\" for hierarchy \"regfile:my_regfile\|d_reg_32:loop1\[1\].myReg\"" {  } { { "processor/regfile.v" "loop1\[1\].myReg" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/regfile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_dffe_ref regfile:my_regfile\|d_reg_32:loop1\[1\].myReg\|d_dffe_ref:loop1\[0\].dffe " "Elaborating entity \"d_dffe_ref\" for hierarchy \"regfile:my_regfile\|d_reg_32:loop1\[1\].myReg\|d_dffe_ref:loop1\[0\].dffe\"" {  } { { "processor/d_reg_32.v" "loop1\[0\].dffe" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/d_reg_32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675612810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_processor processor_processor:my_processor " "Elaborating entity \"processor_processor\" for hierarchy \"processor_processor:my_processor\"" {  } { { "processor/processor_skeleton.v" "my_processor" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor_skeleton.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bp_ALU_op processor.v(174) " "Verilog HDL or VHDL warning at processor.v(174): object \"bp_ALU_op\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675615098 "|processor_skeleton|processor_processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_resultRDY processor.v(342) " "Verilog HDL or VHDL warning at processor.v(342): object \"alu_resultRDY\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675615098 "|processor_skeleton|processor_processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult_a_in processor.v(349) " "Verilog HDL or VHDL warning at processor.v(349): object \"mult_a_in\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675615098 "|processor_skeleton|processor_processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult_b_in processor.v(349) " "Verilog HDL or VHDL warning at processor.v(349): object \"mult_b_in\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675615098 "|processor_skeleton|processor_processor:my_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pc_in processor.v(490) " "Verilog HDL or VHDL warning at processor.v(490): object \"w_pc_in\" assigned a value but never read" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 490 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675615098 "|processor_skeleton|processor_processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_pmux_3 processor_processor:my_processor\|z_pmux_3:bp_mux1 " "Elaborating entity \"z_pmux_3\" for hierarchy \"processor_processor:my_processor\|z_pmux_3:bp_mux1\"" {  } { { "processor/processor.v" "bp_mux1" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_equals_5 processor_processor:my_processor\|z_equals_5:zeq1 " "Elaborating entity \"z_equals_5\" for hierarchy \"processor_processor:my_processor\|z_equals_5:zeq1\"" {  } { { "processor/processor.v" "zeq1" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_reg_12 processor_processor:my_processor\|z_reg_12:pc_reg " "Elaborating entity \"z_reg_12\" for hierarchy \"processor_processor:my_processor\|z_reg_12:pc_reg\"" {  } { { "processor/processor.v" "pc_reg" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_dflipflop processor_processor:my_processor\|z_reg_12:pc_reg\|z_dflipflop:loop1\[0\].dffe " "Elaborating entity \"z_dflipflop\" for hierarchy \"processor_processor:my_processor\|z_reg_12:pc_reg\|z_dflipflop:loop1\[0\].dffe\"" {  } { { "processor/z_reg_12.v" "loop1\[0\].dffe" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_reg_12.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr z_dflipflop.v(4) " "Verilog HDL or VHDL warning at z_dflipflop.v(4): object \"pr\" assigned a value but never read" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675615119 "|processor_skeleton|processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_adder_select_4x8 processor_processor:my_processor\|z_adder_select_4x8:pc_adder " "Elaborating entity \"z_adder_select_4x8\" for hierarchy \"processor_processor:my_processor\|z_adder_select_4x8:pc_adder\"" {  } { { "processor/processor.v" "pc_adder" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_adder_cl_8x1 processor_processor:my_processor\|z_adder_select_4x8:pc_adder\|z_adder_cl_8x1:my_cla_adder0 " "Elaborating entity \"z_adder_cl_8x1\" for hierarchy \"processor_processor:my_processor\|z_adder_select_4x8:pc_adder\|z_adder_cl_8x1:my_cla_adder0\"" {  } { { "processor/z_adder_select_4x8.v" "my_cla_adder0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_adder_select_4x8.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_reg_32 processor_processor:my_processor\|z_reg_32:fd_inst_reg " "Elaborating entity \"z_reg_32\" for hierarchy \"processor_processor:my_processor\|z_reg_32:fd_inst_reg\"" {  } { { "processor/processor.v" "fd_inst_reg" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_neq0_32 processor_processor:my_processor\|z_neq0_32:neq " "Elaborating entity \"z_neq0_32\" for hierarchy \"processor_processor:my_processor\|z_neq0_32:neq\"" {  } { { "processor/processor.v" "neq" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_reg_27 processor_processor:my_processor\|z_reg_27:dx_ctrl_reg " "Elaborating entity \"z_reg_27\" for hierarchy \"processor_processor:my_processor\|z_reg_27:dx_ctrl_reg\"" {  } { { "processor/processor.v" "dx_ctrl_reg" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_sign_extend_17_32 processor_processor:my_processor\|z_sign_extend_17_32:im_SE " "Elaborating entity \"z_sign_extend_17_32\" for hierarchy \"processor_processor:my_processor\|z_sign_extend_17_32:im_SE\"" {  } { { "processor/processor.v" "im_SE" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_alu processor_processor:my_processor\|x_alu:my_alu " "Elaborating entity \"x_alu\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\"" {  } { { "processor/processor.v" "my_alu" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_adder_select_4x8 processor_processor:my_processor\|x_alu:my_alu\|x_adder_select_4x8:adder " "Elaborating entity \"x_adder_select_4x8\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|x_adder_select_4x8:adder\"" {  } { { "processor/x_alu.v" "adder" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_adder_cl_8x1 processor_processor:my_processor\|x_alu:my_alu\|x_adder_select_4x8:adder\|x_adder_cl_8x1:my_cla_adder0 " "Elaborating entity \"x_adder_cl_8x1\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|x_adder_select_4x8:adder\|x_adder_cl_8x1:my_cla_adder0\"" {  } { { "processor/x_adder_select_4x8.v" "my_cla_adder0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_adder_select_4x8.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_comparator processor_processor:my_processor\|x_alu:my_alu\|x_comparator:my_comparator " "Elaborating entity \"x_comparator\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|x_comparator:my_comparator\"" {  } { { "processor/x_alu.v" "my_comparator" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_lshift processor_processor:my_processor\|x_alu:my_alu\|x_lshift:my_lshift " "Elaborating entity \"x_lshift\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|x_lshift:my_lshift\"" {  } { { "processor/x_alu.v" "my_lshift" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_rshift processor_processor:my_processor\|x_alu:my_alu\|x_rshift:my_rshift " "Elaborating entity \"x_rshift\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|x_rshift:my_rshift\"" {  } { { "processor/x_alu.v" "my_rshift" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_mux_8 processor_processor:my_processor\|x_alu:my_alu\|z_mux_8:op_select " "Elaborating entity \"z_mux_8\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|z_mux_8:op_select\"" {  } { { "processor/x_alu.v" "op_select" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_mux_4 processor_processor:my_processor\|x_alu:my_alu\|z_mux_8:op_select\|z_mux_4:second_1 " "Elaborating entity \"z_mux_4\" for hierarchy \"processor_processor:my_processor\|x_alu:my_alu\|z_mux_8:op_select\|z_mux_4:second_1\"" {  } { { "processor/z_mux_8.v" "second_1" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_mux_8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_mult processor_processor:my_processor\|x_mult:my_mult " "Elaborating entity \"x_mult\" for hierarchy \"processor_processor:my_processor\|x_mult:my_mult\"" {  } { { "processor/processor.v" "my_mult" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_full processor_processor:my_processor\|x_mult:my_mult\|adder_full:fa0 " "Elaborating entity \"adder_full\" for hierarchy \"processor_processor:my_processor\|x_mult:my_mult\|adder_full:fa0\"" {  } { { "processor/x_mult.v" "fa0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_mult.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_half processor_processor:my_processor\|x_mult:my_mult\|adder_half:ha0 " "Elaborating entity \"adder_half\" for hierarchy \"processor_processor:my_processor\|x_mult:my_mult\|adder_half:ha0\"" {  } { { "processor/x_mult.v" "ha0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_mult.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675615599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_mult_shiftreg processor_processor:my_processor\|x_mult_shiftreg:mdelay " "Elaborating entity \"x_mult_shiftreg\" for hierarchy \"processor_processor:my_processor\|x_mult_shiftreg:mdelay\"" {  } { { "processor/processor.v" "mdelay" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675617965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_div processor_processor:my_processor\|x_div:my_div " "Elaborating entity \"x_div\" for hierarchy \"processor_processor:my_processor\|x_div:my_div\"" {  } { { "processor/processor.v" "my_div" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675617971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_negator processor_processor:my_processor\|x_div:my_div\|x_negator:n0 " "Elaborating entity \"x_negator\" for hierarchy \"processor_processor:my_processor\|x_div:my_div\|x_negator:n0\"" {  } { { "processor/x_div.v" "n0" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675617974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_div_subtractor processor_processor:my_processor\|x_div:my_div\|x_negator:n0\|x_div_subtractor:neg " "Elaborating entity \"x_div_subtractor\" for hierarchy \"processor_processor:my_processor\|x_div:my_div\|x_negator:n0\|x_div_subtractor:neg\"" {  } { { "processor/x_negator.v" "neg" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_negator.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675617977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in x_div_subtractor.v(8) " "Verilog HDL or VHDL warning at x_div_subtractor.v(8): object \"c_in\" assigned a value but never read" {  } { { "processor/x_div_subtractor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div_subtractor.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554675617978 "|processor_skeleton|processor_processor:my_processor|x_div:my_div|x_negator:n0|x_div_subtractor:neg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_reg_64 processor_processor:my_processor\|x_div:my_div\|z_reg_64:regs " "Elaborating entity \"z_reg_64\" for hierarchy \"processor_processor:my_processor\|x_div:my_div\|z_reg_64:regs\"" {  } { { "processor/x_div.v" "regs" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675618082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_div_partial processor_processor:my_processor\|x_div:my_div\|x_div_partial:partial_div " "Elaborating entity \"x_div_partial\" for hierarchy \"processor_processor:my_processor\|x_div:my_div\|x_div_partial:partial_div\"" {  } { { "processor/x_div.v" "partial_div" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675618152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_div_lshift processor_processor:my_processor\|x_div:my_div\|x_div_lshift:lshift " "Elaborating entity \"x_div_lshift\" for hierarchy \"processor_processor:my_processor\|x_div:my_div\|x_div_lshift:lshift\"" {  } { { "processor/x_div.v" "lshift" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/x_div.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675618171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_shiftreg_32 processor_processor:my_processor\|z_shiftreg_32:ddelay " "Elaborating entity \"z_shiftreg_32\" for hierarchy \"processor_processor:my_processor\|z_shiftreg_32:ddelay\"" {  } { { "processor/processor.v" "ddelay" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675618174 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[31\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[31\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[30\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[30\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[29\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[29\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[28\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[28\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[27\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[27\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[26\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[26\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[25\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[25\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[24\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[24\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[23\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[23\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[22\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[22\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[21\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[21\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[20\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[20\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[19\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[19\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[18\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[18\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[17\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[17\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[16\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[16\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[15\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[15\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[14\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[14\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[13\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[13\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[12\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[12\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[11\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[11\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[10\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[10\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[9\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[9\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[8\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[8\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[7\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[7\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[6\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[6\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[5\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[5\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[4\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[4\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[3\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[3\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[2\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[2\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[1\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[1\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor_processor:my_processor\|x_o_out_ex\[0\]\" " "Converted tri-state node \"processor_processor:my_processor\|x_o_out_ex\[0\]\" into a selector" {  } { { "processor/processor.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/processor.v" 112 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor/z_dflipflop.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_dflipflop.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"regfile:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor/z_pmux_3.v" "" { Text "C:/Users/mm617/Desktop/350final/project/lab6/processor/z_pmux_3.v" 6 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1554675620877 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1554675620877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554675627825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554675631934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mm617/Desktop/350final/project/lab6/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/mm617/Desktop/350final/project/lab6/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675638286 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554675638933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554675638933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7608 " "Implemented 7608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554675639347 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554675639347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7460 " "Implemented 7460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554675639347 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554675639347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554675639347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554675639401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 18:20:39 2019 " "Processing ended: Sun Apr 07 18:20:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554675639401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554675639401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554675639401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554675639401 ""}
