Resource Usage Report for RTG4_CoreRISCV_AXI4_BaseDesign 

Mapping to part: rt4g150cg1657-1
Cell usage:
AND2            2 uses
CCC             1 use
CLKINT          8 uses
DFN1            28 uses
FDDR_W          1 use
INV             1 use
MX2             28 uses
RCOSC_50MHZ     1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           31 uses
CFG2           1801 uses
CFG3           2850 uses
CFG4           4726 uses

Carry cells:
ARI1            1070 uses - used for arithmetic functions
ARI1            80 uses - used for Wide-Mux implementation
Total ARI1      1150 uses


Sequential Cells: 
SLE            5088 uses

DSP Blocks:    2 of 462 (0%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 105
I/O primitives: 94
BIBUF          36 uses
BIBUF_DIFF     4 uses
INBUF          13 uses
OUTBUF         40 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 8 of 8 (100%)


Total LUTs:    10558

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18_RT Interface Logic : SLEs = 2304; LUTs = 2304;
RAM1K18_RT  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  5088 + 2304 + 288 + 72 = 7752;
Total number of LUTs after P&R:  10558 + 2304 + 288 + 72 = 13222;

