// VERILOG_OUTPUT: a.v

// regression in wire insn optimizer.

shared MT int[1024] = {0};

func main() {
  var i int;
  for i = 1; i < 624; ++i {
    var prev int = MT[i - 1];
    var cur #64;
    cur = prev ^ (prev >> 30);
  }
}

compile();
writeHdl("a.v");
