Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 29 14:18:56 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_display_number_controller_timing_summary_routed.rpt -rpx test_display_number_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display_number_controller
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.365        0.000                      0                  154        0.121        0.000                      0                  154        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.365        0.000                      0                  154        0.121        0.000                      0                  154        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.410ns (51.550%)  route 2.265ns (48.450%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.415    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.532    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.855 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[1]
                         net (fo=1, routed)           0.810     9.665    U_DISPLAY_NUMBER_CONTROLLER/data0[30]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.334     9.999 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[30]_i_1/O
                         net (fo=1, routed)           0.000     9.999    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[30]
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.075    15.363    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[30]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 2.321ns (50.591%)  route 2.267ns (49.409%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.415    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.532    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.771 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[2]
                         net (fo=1, routed)           0.812     9.582    U_DISPLAY_NUMBER_CONTROLLER/data0[31]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.329     9.911 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[31]_i_1/O
                         net (fo=1, routed)           0.000     9.911    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[31]
    SLICE_X0Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDCE (Setup_fdce_C_D)        0.075    15.338    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[31]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 2.150ns (48.159%)  route 2.314ns (51.841%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.415    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.634 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/O[0]
                         net (fo=1, routed)           0.859     9.493    U_DISPLAY_NUMBER_CONTROLLER/data0[25]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.295     9.788 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[25]_i_1/O
                         net (fo=1, routed)           0.000     9.788    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[25]
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.031    15.319    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[25]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.033ns (46.785%)  route 2.312ns (53.215%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.517 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[0]
                         net (fo=1, routed)           0.857     9.374    U_DISPLAY_NUMBER_CONTROLLER/data0[21]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.295     9.669 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[21]_i_1/O
                         net (fo=1, routed)           0.000     9.669    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[21]
    SLICE_X3Y86          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.029    15.291    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 2.267ns (52.687%)  route 2.036ns (47.313%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.415    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.532    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__5_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.751 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__6/O[0]
                         net (fo=1, routed)           0.581     9.331    U_DISPLAY_NUMBER_CONTROLLER/data0[29]
    SLICE_X1Y87          LUT5 (Prop_lut5_I4_O)        0.295     9.626 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[29]_i_1/O
                         net (fo=1, routed)           0.000     9.626    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[29]
    SLICE_X1Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.031    15.294    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[29]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.141ns (49.981%)  route 2.143ns (50.019%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.613 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[3]
                         net (fo=1, routed)           0.688     9.300    U_DISPLAY_NUMBER_CONTROLLER/data0[24]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.307     9.607 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[24]_i_1/O
                         net (fo=1, routed)           0.000     9.607    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[24]
    SLICE_X3Y86          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.032    15.294    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[24]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.916ns (45.313%)  route 2.312ns (54.687%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.400 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/O[0]
                         net (fo=1, routed)           0.857     9.257    U_DISPLAY_NUMBER_CONTROLLER/data0[17]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.295     9.552 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[17]_i_1/O
                         net (fo=1, routed)           0.000     9.552    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[17]
    SLICE_X3Y85          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 2.148ns (51.386%)  route 2.032ns (48.614%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.298    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.621 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__4/O[1]
                         net (fo=1, routed)           0.577     9.198    U_DISPLAY_NUMBER_CONTROLLER/data0[22]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.306     9.504 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[22]_i_1/O
                         net (fo=1, routed)           0.000     9.504    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[22]
    SLICE_X3Y86          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.031    15.293    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 1.914ns (45.876%)  route 2.258ns (54.124%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.387 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/O[1]
                         net (fo=1, routed)           0.803     9.190    U_DISPLAY_NUMBER_CONTROLLER/data0[14]
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.306     9.496 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[14]_i_1/O
                         net (fo=1, routed)           0.000     9.496    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[14]
    SLICE_X1Y84          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y84          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDCE (Setup_fdce_C_D)        0.029    15.290    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 2.024ns (48.577%)  route 2.143ns (51.423%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.721     5.324    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[0]/Q
                         net (fo=34, routed)          1.455     7.235    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[0]
    SLICE_X2Y81          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.830 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.830    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.947    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.064 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.064    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.181 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.181    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.496 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler0_carry__3/O[3]
                         net (fo=1, routed)           0.688     9.183    U_DISPLAY_NUMBER_CONTROLLER/data0[20]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.307     9.490 r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler[20]_i_1/O
                         net (fo=1, routed)           0.000     9.490    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_0[20]
    SLICE_X3Y85          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.032    15.294    U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[19]/Q
                         net (fo=2, routed)           0.056     1.716    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[19]
    SLICE_X5Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.870     2.035    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.076     1.595    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[21]/Q
                         net (fo=2, routed)           0.056     1.718    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[21]
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.076     1.597    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.601     1.520    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/Q
                         net (fo=2, routed)           0.059     1.720    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[16]
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[24]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.076     1.596    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[18]/Q
                         net (fo=2, routed)           0.059     1.719    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[18]
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.870     2.035    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.076     1.595    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[23]/Q
                         net (fo=2, routed)           0.068     1.728    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[23]
    SLICE_X5Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.870     2.035    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDCE (Hold_fdce_C_D)         0.078     1.597    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[22]/Q
                         net (fo=2, routed)           0.073     1.733    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[22]
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.870     2.035    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.078     1.597    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.623%)  route 0.074ns (34.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.601     1.520    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[20]/Q
                         net (fo=2, routed)           0.074     1.735    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[20]
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.078     1.598    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_DEBOUNCER/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEBOUNCER/stbleTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.601     1.520    U_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  U_DEBOUNCER/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_DEBOUNCER/stble_reg/Q
                         net (fo=2, routed)           0.130     1.792    U_DEBOUNCER/stble_reg_n_0
    SLICE_X4Y90          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.873     2.038    U_DEBOUNCER/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  U_DEBOUNCER/stbleTmp_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.070     1.607    U_DEBOUNCER/stbleTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.444%)  route 0.128ns (47.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.602     1.521    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[8]/Q
                         net (fo=2, routed)           0.128     1.790    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[8]
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.047     1.604    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.740%)  route 0.125ns (43.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.601     1.520    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[2]/Q
                         net (fo=2, routed)           0.125     1.809    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut[2]
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.870     2.035    U_DISPLAY_NUMBER_CONTROLLER/CLK_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[10]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.066     1.621    U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     U_DEBOUNCER/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     U_DEBOUNCER/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     U_DEBOUNCER/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     U_DEBOUNCER/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     U_DEBOUNCER/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     U_DEBOUNCER/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     U_DEBOUNCER/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     U_DEBOUNCER/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     U_DEBOUNCER/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_DISPLAY_NUMBER_CONTROLLER/RegNumberOut_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY_NUMBER_CONTROLLER/SEG_AG_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     U_DISPLAY_NUMBER_CONTROLLER/countPrescaler_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     U_DEBOUNCER/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     U_DEBOUNCER/cnt_reg[0]/C



