module module_0 (
    input logic id_1,
    input logic [id_1 : id_1] id_2,
    input id_3,
    input [id_3[id_2] : id_1] id_4,
    output logic id_5,
    output [id_5 : 1] id_6,
    output logic [id_2 : id_6] id_7
);
  logic id_8;
  logic id_9;
  id_10 id_11 (
      .id_1(id_9),
      .id_8(id_3),
      .id_1(id_7),
      .id_4(id_4)
  );
endmodule
