Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Fri Dec  4 17:06:13 2015
| Host              : eecs-digital-23 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 338 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[1]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[2]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[3]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[4]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[5]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[6]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[7]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[8]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga2/vcount_reg[9]/C (HIGH)

 There are 31 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.860        0.000                      0                  226        0.170        0.000                      0                  226        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0           9.808        0.000                      0                  224        0.170        0.000                      0                  224        7.192        0.000                       0                   119  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     8.860        0.000                      0                    2        0.266        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.808ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.457ns (27.201%)  route 3.900ns (72.799%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.247     1.250    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.341     1.591 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.590     3.180    o/I10[9]
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.097     3.277 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.254     3.532    o/n_2_stacle_index[3]_i_184
    SLICE_X35Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.924 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     3.924    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.013    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.741     4.843    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.097     4.940 r  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.679     5.619    o/n_2_stacle_index[3]_i_12
    SLICE_X44Y100        LUT3 (Prop_lut3_I0_O)        0.113     5.732 r  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.635     6.367    o/n_2_stacle_index[2]_i_2
    SLICE_X45Y100        LUT4 (Prop_lut4_I0_O)        0.239     6.606 r  o/enabled_pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     6.606    o/n_2_enabled_pixel[1]_i_1
    SLICE_X45Y100        FDRE                                         r  o/enabled_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X45Y100                                                     r  o/enabled_pixel_reg[1]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.030    16.414    o/enabled_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  9.808    

Slack (MET) :             9.830ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.313ns (24.460%)  route 4.055ns (75.540%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.247     1.250    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.341     1.591 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.590     3.180    o/I10[9]
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.097     3.277 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.254     3.532    o/n_2_stacle_index[3]_i_184
    SLICE_X35Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.924 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     3.924    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.013    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 f  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.741     4.843    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.097     4.940 f  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.842     5.782    o/n_2_stacle_index[3]_i_12
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.097     5.879 f  o/stacle_index[3]_i_6/O
                         net (fo=4, routed)           0.627     6.506    o/n_2_stacle_index[3]_i_6
    SLICE_X44Y102        LUT5 (Prop_lut5_I4_O)        0.111     6.617 r  o/stacle_index[3]_i_1/O
                         net (fo=1, routed)           0.000     6.617    o/n_2_stacle_index[3]_i_1
    SLICE_X44Y102        FDRE                                         r  o/obstacle_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X44Y102                                                     r  o/obstacle_index_reg[3]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X44Y102        FDRE (Setup_fdre_C_D)        0.064    16.448    o/obstacle_index_reg[3]
  -------------------------------------------------------------------
                         required time                         16.448    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                  9.830    

Slack (MET) :             9.971ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.299ns (25.001%)  route 3.897ns (74.999%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.247     1.250    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.341     1.591 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.590     3.180    o/I10[9]
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.097     3.277 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.254     3.532    o/n_2_stacle_index[3]_i_184
    SLICE_X35Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.924 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     3.924    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.013    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.741     4.843    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.097     4.940 r  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.842     5.782    o/n_2_stacle_index[3]_i_12
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.097     5.879 r  o/stacle_index[3]_i_6/O
                         net (fo=4, routed)           0.469     6.348    o/n_2_stacle_index[3]_i_6
    SLICE_X44Y102        LUT6 (Prop_lut6_I3_O)        0.097     6.445 r  o/stacle_index[2]_i_1/O
                         net (fo=1, routed)           0.000     6.445    o/n_2_stacle_index[2]_i_1
    SLICE_X44Y102        FDRE                                         r  o/obstacle_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X44Y102                                                     r  o/obstacle_index_reg[2]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X44Y102        FDRE (Setup_fdre_C_D)        0.032    16.416    o/obstacle_index_reg[2]
  -------------------------------------------------------------------
                         required time                         16.416    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  9.971    

Slack (MET) :             10.142ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.457ns (29.010%)  route 3.565ns (70.990%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.247     1.250    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.341     1.591 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.590     3.180    o/I10[9]
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.097     3.277 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.254     3.532    o/n_2_stacle_index[3]_i_184
    SLICE_X35Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.924 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     3.924    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.013    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 r  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.741     4.843    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.097     4.940 r  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.679     5.619    o/n_2_stacle_index[3]_i_12
    SLICE_X44Y100        LUT3 (Prop_lut3_I0_O)        0.113     5.732 r  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.301     6.033    o/n_2_stacle_index[2]_i_2
    SLICE_X45Y101        LUT4 (Prop_lut4_I2_O)        0.239     6.272 r  o/enabled_pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     6.272    o/n_2_enabled_pixel[7]_i_1
    SLICE_X45Y101        FDRE                                         r  o/enabled_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X45Y101                                                     r  o/enabled_pixel_reg[7]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)        0.030    16.414    o/enabled_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 10.142    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.457ns (29.480%)  route 3.485ns (70.520%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.247     1.250    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.341     1.591 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.590     3.180    o/I10[9]
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.097     3.277 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.254     3.532    o/n_2_stacle_index[3]_i_184
    SLICE_X35Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.924 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     3.924    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.013    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 f  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.741     4.843    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.097     4.940 f  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.679     5.619    o/n_2_stacle_index[3]_i_12
    SLICE_X44Y100        LUT3 (Prop_lut3_I0_O)        0.113     5.732 f  o/stacle_index[2]_i_2/O
                         net (fo=4, routed)           0.221     5.953    o/n_2_stacle_index[2]_i_2
    SLICE_X45Y101        LUT5 (Prop_lut5_I2_O)        0.239     6.192 r  o/stacle_index[1]_i_1/O
                         net (fo=1, routed)           0.000     6.192    o/n_2_stacle_index[1]_i_1
    SLICE_X45Y101        FDRE                                         r  o/obstacle_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X45Y101                                                     r  o/obstacle_index_reg[1]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X45Y101        FDRE (Setup_fdre_C_D)        0.032    16.416    o/obstacle_index_reg[1]
  -------------------------------------------------------------------
                         required time                         16.416    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.234ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.558ns (31.612%)  route 3.370ns (68.388%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X45Y99                                                      r  vga2/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[3]/Q
                         net (fo=38, routed)          1.423     3.015    vga2/hcount[3]
    SLICE_X40Y94         LUT4 (Prop_lut4_I3_O)        0.097     3.112 r  vga2/obstacle_index[3]_i_213/O
                         net (fo=1, routed)           0.000     3.112    o/I1[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.524 r  o/stacle_index_reg[3]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.524    o/n_2_stacle_index_reg[3]_i_165
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.613 r  o/stacle_index_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000     3.613    o/n_2_stacle_index_reg[3]_i_100
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.702 r  o/stacle_index_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     3.702    o/n_2_stacle_index_reg[3]_i_45
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.791 r  o/stacle_index_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.503     4.295    o/n_2_stacle_index_reg[3]_i_20
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.097     4.392 r  o/stacle_index[3]_i_11/O
                         net (fo=4, routed)           0.803     5.195    o/n_2_stacle_index[3]_i_11
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.097     5.292 f  o/stacle_index[3]_i_5/O
                         net (fo=5, routed)           0.641     5.933    o/n_2_stacle_index[3]_i_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.247     6.180 r  o/enabled_pixel[8]_i_1/O
                         net (fo=1, routed)           0.000     6.180    o/n_2_enabled_pixel[8]_i_1
    SLICE_X44Y102        FDRE                                         r  o/enabled_pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X44Y102                                                     r  o/enabled_pixel_reg[8]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X44Y102        FDRE (Setup_fdre_C_D)        0.030    16.414    o/enabled_pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         16.414    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/obstacle_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.299ns (26.442%)  route 3.614ns (73.558%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.247     1.250    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.341     1.591 f  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          1.590     3.180    o/I10[9]
    SLICE_X34Y103        LUT6 (Prop_lut6_I0_O)        0.097     3.277 r  o/stacle_index[3]_i_184/O
                         net (fo=1, routed)           0.254     3.532    o/n_2_stacle_index[3]_i_184
    SLICE_X35Y103        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     3.924 r  o/stacle_index_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     3.924    o/n_2_stacle_index_reg[3]_i_125
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.013 r  o/stacle_index_reg[3]_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.013    o/n_2_stacle_index_reg[3]_i_60
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.102 f  o/stacle_index_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.741     4.843    o/n_2_stacle_index_reg[3]_i_26
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.097     4.940 f  o/stacle_index[3]_i_12/O
                         net (fo=3, routed)           0.679     5.619    o/n_2_stacle_index[3]_i_12
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.097     5.716 r  o/stacle_index[0]_i_4/O
                         net (fo=1, routed)           0.349     6.065    o/n_2_stacle_index[0]_i_4
    SLICE_X45Y100        LUT6 (Prop_lut6_I2_O)        0.097     6.162 r  o/stacle_index[0]_i_1/O
                         net (fo=1, routed)           0.000     6.162    o/n_2_stacle_index[0]_i_1
    SLICE_X45Y100        FDRE                                         r  o/obstacle_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    o/clock_65mhz
    SLICE_X45Y100                                                     r  o/obstacle_index_reg[0]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.032    16.416    o/obstacle_index_reg[0]
  -------------------------------------------------------------------
                         required time                         16.416    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.219ns (28.909%)  route 2.998ns (71.091%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X45Y99                                                      r  vga2/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[3]/Q
                         net (fo=38, routed)          1.687     3.280    a/I2[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.097     3.377 r  a/obstacle_hit_i_31/O
                         net (fo=1, routed)           0.000     3.377    a/n_2_obstacle_hit_i_31
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.789 r  a/obstacle_hit_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.789    a/n_2_obstacle_hit_reg_i_7
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     3.909 r  a/obstacle_hit_reg_i_3/CO[1]
                         net (fo=2, routed)           0.881     4.790    o/I24[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.249     5.039 r  o/stacle_hit_i_1/O
                         net (fo=5, routed)           0.429     5.468    control/E[0]
    SLICE_X43Y100        FDRE                                         r  control/hit_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    control/CLK
    SLICE_X43Y100                                                     r  control/hit_index_reg[1]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X43Y100        FDRE (Setup_fdre_C_CE)      -0.150    16.234    control/hit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         16.234    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 10.766    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.219ns (28.909%)  route 2.998ns (71.091%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X45Y99                                                      r  vga2/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[3]/Q
                         net (fo=38, routed)          1.687     3.280    a/I2[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.097     3.377 r  a/obstacle_hit_i_31/O
                         net (fo=1, routed)           0.000     3.377    a/n_2_obstacle_hit_i_31
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.789 r  a/obstacle_hit_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.789    a/n_2_obstacle_hit_reg_i_7
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     3.909 r  a/obstacle_hit_reg_i_3/CO[1]
                         net (fo=2, routed)           0.881     4.790    o/I24[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.249     5.039 r  o/stacle_hit_i_1/O
                         net (fo=5, routed)           0.429     5.468    control/E[0]
    SLICE_X43Y100        FDRE                                         r  control/hit_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    control/CLK
    SLICE_X43Y100                                                     r  control/hit_index_reg[2]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X43Y100        FDRE (Setup_fdre_C_CE)      -0.150    16.234    control/hit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         16.234    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                 10.766    

Slack (MET) :             10.841ns  (required time - arrival time)
  Source:                 vga2/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.219ns (29.437%)  route 2.922ns (70.563%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 16.515 - 15.385 ) 
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.248     1.252    vga2/clock_65mhz
    SLICE_X45Y99                                                      r  vga2/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.341     1.593 r  vga2/hcount_reg[3]/Q
                         net (fo=38, routed)          1.687     3.280    a/I2[3]
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.097     3.377 r  a/obstacle_hit_i_31/O
                         net (fo=1, routed)           0.000     3.377    a/n_2_obstacle_hit_i_31
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.789 r  a/obstacle_hit_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.789    a/n_2_obstacle_hit_reg_i_7
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     3.909 r  a/obstacle_hit_reg_i_3/CO[1]
                         net (fo=2, routed)           0.881     4.790    o/I24[0]
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.249     5.039 r  o/stacle_hit_i_1/O
                         net (fo=5, routed)           0.353     5.392    control/E[0]
    SLICE_X44Y100        FDRE                                         r  control/hit_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         1.128    16.515    control/CLK
    SLICE_X44Y100                                                     r  control/hit_index_reg[3]/C
                         clock pessimism              0.001    16.516    
                         clock uncertainty           -0.132    16.384    
    SLICE_X44Y100        FDRE (Setup_fdre_C_CE)      -0.150    16.234    control/hit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         16.234    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 10.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 calc/vel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.564     0.566    calc/clock_65mhz
    SLICE_X47Y93                                                      r  calc/vel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  calc/vel_reg[2]/Q
                         net (fo=11, routed)          0.117     0.824    calc/speed[2]
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.869 r  calc/vel[3]_i_3/O
                         net (fo=1, routed)           0.000     0.869    calc/p_0_out[3]
    SLICE_X46Y93         FDRE                                         r  calc/vel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.835     0.837    calc/clock_65mhz
    SLICE_X46Y93                                                      r  calc/vel_reg[3]/C
                         clock pessimism             -0.258     0.579    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.120     0.699    calc/vel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 calc/vel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.564     0.566    calc/clock_65mhz
    SLICE_X47Y93                                                      r  calc/vel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  calc/vel_reg[2]/Q
                         net (fo=11, routed)          0.121     0.828    calc/speed[2]
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.873 r  calc/vel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.873    calc/p_0_out[1]
    SLICE_X46Y93         FDSE                                         r  calc/vel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.835     0.837    calc/clock_65mhz
    SLICE_X46Y93                                                      r  calc/vel_reg[1]/C
                         clock pessimism             -0.258     0.579    
    SLICE_X46Y93         FDSE (Hold_fdse_C_D)         0.121     0.700    calc/vel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 o/obstacle_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            control/hit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.372%)  route 0.150ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.565     0.567    o/clock_65mhz
    SLICE_X44Y102                                                     r  o/obstacle_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  o/obstacle_index_reg[2]/Q
                         net (fo=1, routed)           0.150     0.858    control/I1[2]
    SLICE_X43Y100        FDRE                                         r  control/hit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.835     0.836    control/CLK
    SLICE_X43Y100                                                     r  control/hit_index_reg[2]/C
                         clock pessimism             -0.254     0.583    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.066     0.649    control/hit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga2/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.187ns (52.819%)  route 0.167ns (47.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.563     0.565    vga2/clock_65mhz
    SLICE_X52Y98                                                      r  vga2/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga2/vcount_reg[3]/Q
                         net (fo=18, routed)          0.167     0.873    vga2/vcount[3]
    SLICE_X53Y98         LUT5 (Prop_lut5_I2_O)        0.046     0.919 r  vga2/vcount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.919    vga2/n_2_vcount[4]_i_1__0
    SLICE_X53Y98         FDRE                                         r  vga2/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.833     0.835    vga2/clock_65mhz
    SLICE_X53Y98                                                      r  vga2/vcount_reg[4]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.105     0.683    vga2/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.423%)  route 0.169ns (47.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.567     0.569    vga2/clock_65mhz
    SLICE_X45Y99                                                      r  vga2/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga2/hcount_reg[3]/Q
                         net (fo=38, routed)          0.169     0.878    vga2/hcount[3]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.045     0.923 r  vga2/hcount[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.923    vga2/n_2_hcount[7]_i_1__0
    SLICE_X45Y98         FDRE                                         r  vga2/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.837     0.839    vga2/clock_65mhz
    SLICE_X45Y98                                                      r  vga2/hcount_reg[7]/C
                         clock pessimism             -0.254     0.585    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.092     0.677    vga2/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 calc/vel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.564     0.566    calc/clock_65mhz
    SLICE_X47Y94                                                      r  calc/vel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  calc/vel_reg[0]/Q
                         net (fo=8, routed)           0.169     0.876    calc/speed[0]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.921 r  calc/vel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.921    calc/p_0_out[2]
    SLICE_X47Y93         FDRE                                         r  calc/vel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.835     0.837    calc/clock_65mhz
    SLICE_X47Y93                                                      r  calc/vel_reg[2]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.091     0.673    calc/vel_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.645%)  route 0.174ns (48.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.567     0.569    vga2/clock_65mhz
    SLICE_X45Y98                                                      r  vga2/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  vga2/hcount_reg[7]/Q
                         net (fo=44, routed)          0.174     0.884    vga2/hcount[7]
    SLICE_X45Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.929 r  vga2/hcount[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.929    vga2/hcount_0[6]
    SLICE_X45Y99         FDRE                                         r  vga2/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.837     0.839    vga2/clock_65mhz
    SLICE_X45Y99                                                      r  vga2/hcount_reg[6]/C
                         clock pessimism             -0.254     0.585    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     0.677    vga2/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga2/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga2/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.189ns (47.629%)  route 0.208ns (52.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.565     0.567    vga2/clock_65mhz
    SLICE_X48Y98                                                      r  vga2/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga2/hcount_reg[9]/Q
                         net (fo=41, routed)          0.208     0.915    vga2/hcount[9]
    SLICE_X45Y98         LUT5 (Prop_lut5_I2_O)        0.048     0.963 r  vga2/hcount[10]_i_1/O
                         net (fo=1, routed)           0.000     0.963    vga2/hcount_0[10]
    SLICE_X45Y98         FDRE                                         r  vga2/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.837     0.839    vga2/clock_65mhz
    SLICE_X45Y98                                                      r  vga2/hcount_reg[10]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.105     0.710    vga2/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 a/divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            a/divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.566     0.568    a/divider/clock_65mhz
    SLICE_X39Y94                                                      r  a/divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  a/divider/counter_reg[27]/Q
                         net (fo=2, routed)           0.114     0.822    a/divider/counter_reg[27]
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  a/divider/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.930    a/divider/n_6_counter_reg[24]_i_1__0
    SLICE_X39Y94         FDRE                                         r  a/divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.838     0.840    a/divider/clock_65mhz
    SLICE_X39Y94                                                      r  a/divider/counter_reg[27]/C
                         clock pessimism             -0.272     0.568    
    SLICE_X39Y94         FDRE (Hold_fdre_C_D)         0.105     0.673    a/divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 calc/divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/divider/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.562     0.564    calc/divider/clock_65mhz
    SLICE_X50Y90                                                      r  calc/divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  calc/divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.119     0.847    calc/divider/counter_reg[10]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.957 r  calc/divider/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.957    calc/divider/n_7_counter_reg[8]_i_1__0
    SLICE_X50Y90         FDRE                                         r  calc/divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=117, routed)         0.832     0.834    calc/divider/clock_65mhz
    SLICE_X50Y90                                                      r  calc/divider/counter_reg[10]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.134     0.698    calc/divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period        n/a     BUFG/I              n/a            1.592     15.385  13.792   BUFGCTRL_X0Y1    pixelclk/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     15.385  14.136   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y88     a/divider/counter_reg[0]/C           
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y90     a/divider/counter_reg[10]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y90     a/divider/counter_reg[11]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y91     a/divider/counter_reg[12]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y91     a/divider/counter_reg[13]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y91     a/divider/counter_reg[14]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y91     a/divider/counter_reg[15]/C          
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X39Y92     a/divider/counter_reg[16]/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y88     a/divider/counter_reg[0]/C           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y90     a/divider/counter_reg[10]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y90     a/divider/counter_reg[11]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[12]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[13]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[14]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[15]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y92     a/divider/counter_reg[16]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y92     a/divider/counter_reg[17]/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y92     a/divider/counter_reg[18]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y88     a/divider/counter_reg[0]/C           
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y90     a/divider/counter_reg[10]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y90     a/divider/counter_reg[10]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y90     a/divider/counter_reg[11]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y90     a/divider/counter_reg[11]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[12]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[12]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[13]/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[13]/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X39Y91     a/divider/counter_reg[14]/C          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y3    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.215     5.112 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.030    13.972    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         13.972    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 13.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.978ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.242     3.978    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.313     4.291 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.897    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.215     5.112 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.112    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.138    13.728    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism              0.250    13.978    
                         clock uncertainty           -0.035    13.942    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.064    14.006    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  8.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  clockgen/clock_25mhz_reg/Q
                         net (fo=2, routed)           0.171     1.710    clockgen/JB_IBUF[6]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.755 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.755    clockgen/n_2_clock_25mhz_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.488    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.564     1.397    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.525 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.802    clockgen/counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.900 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.900    clockgen/n_2_counter_i_1
    SLICE_X52Y96         FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.834     1.903    clockgen/CLK100MHZ_BUFG
    SLICE_X52Y96                                                      r  clockgen/counter_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.504    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                         
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y17  CLK100MHZ_BUFG_inst/I       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X52Y96    clockgen/counter_reg/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/clock_25mhz_reg/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X52Y96    clockgen/counter_reg/C      



