library
use
USE
all
ALL
entity
ENTITY
architecture
ARCHITECTURE
is
IS
of
OF
in
IN
out
OUT
downto
DOWNTO
upto
UPTO
begin
BEGIN
end
END
signal
SIGNAL
component
COMPONENT
wait
WAIT
for
FOR
port
PORT
map
MAP
std_logic
STD_LOGIC
std_logic_vector
STD_LOGIC_VECTOR
type
TYPE
state
STATE
std_ulogic
STD_ULOGIC


