0.6
2019.1
May 24 2019
15:06:07
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sim_1/new/SystemV3_tb.sv,1699154515,systemVerilog,,,,SystemV3_tb,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sim_1/new/memWriter_tb.sv,1701841209,systemVerilog,,,,memWriter_tb,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/DataMemory.sv,1698492791,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv,,DataMemory,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/PE.sv,1698236199,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/PEConnection/SystemV6.sv,,PE,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/SystemV3.sv,1698258772,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/register.sv,,SystemV3,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sources_1/new/register.sv,1698339906,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sim_1/new/SystemV3_tb.sv,,register,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/PEConnection/SystemV5.sv,1698495279,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sim_1/new/SystemV3_tb.sv,,SystemV5,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/PEConnection/SystemV6.sv,1698547839,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sim_1/new/SystemV3_tb.sv,,SystemV6,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/memWriter.sv,1701841625,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/Control_Unit/Control_Unit.srcs/sim_1/new/memWriter_tb.sv,,memWriter,,,,,,,,
