// Seed: 4121075938
`define pp_3 0
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2
);
  always @(posedge 1 or 1) begin
    id_3 <= id_3;
  end
  always @(posedge id_2 or posedge 1) id_4 <= id_1;
endmodule
