// Seed: 2660195198
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    output wire id_3
    , id_10,
    input wor id_4,
    output wire id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8
);
endmodule
module module_1 #(
    parameter id_21 = 32'd4,
    parameter id_7  = 32'd7
) (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    output logic id_4,
    output wor id_5,
    input wor id_6,
    input tri1 _id_7,
    output supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    input wire id_11,
    output tri id_12,
    input tri0 id_13
);
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_1,
      id_12,
      id_9,
      id_8,
      id_5,
      id_13,
      id_3
  );
  assign modCall_1.id_8 = 0;
  always id_4 <= ~id_7;
  logic [7:0] id_16, id_17, id_18, id_19, id_20, _id_21, id_22;
  wire id_23;
  assign {id_6(
      ({id_13 <= -1{id_9}} - -1 * id_18[-1 : 1]), 1, id_1, id_1, id_16, id_16
  ) - 1 < ~id_9, id_22[id_21 : id_7]} = id_11;
  wire id_24;
  ;
endmodule
