Timing Violation Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Wed Sep 11 15:03:30 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.442
  Slack (ns):              2.524
  Arrival (ns):            9.867
  Required (ns):          12.391

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.364
  Slack (ns):              2.551
  Arrival (ns):            9.776
  Required (ns):          12.327

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.390
  Slack (ns):              2.577
  Arrival (ns):            9.815
  Required (ns):          12.392

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.306
  Slack (ns):              2.578
  Arrival (ns):            9.731
  Required (ns):          12.309

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_214/MSC_i_215/fifo_rd_valid:D
  Delay (ns):              3.289
  Slack (ns):              2.581
  Arrival (ns):            9.719
  Required (ns):          12.300

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.378
  Slack (ns):              2.588
  Arrival (ns):            9.803
  Required (ns):          12.391

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.378
  Slack (ns):              2.588
  Arrival (ns):            9.803
  Required (ns):          12.391

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.377
  Slack (ns):              2.589
  Arrival (ns):            9.802
  Required (ns):          12.391

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:EN
  Delay (ns):              3.175
  Slack (ns):              2.592
  Arrival (ns):            9.600
  Required (ns):          12.192

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.312
  Slack (ns):              2.604
  Arrival (ns):            9.724
  Required (ns):          12.328

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.291
  Slack (ns):              2.607
  Arrival (ns):            9.701
  Required (ns):          12.308

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.235
  Slack (ns):              2.609
  Arrival (ns):            9.660
  Required (ns):          12.269

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.356
  Slack (ns):              2.610
  Arrival (ns):            9.781
  Required (ns):          12.391

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.353
  Slack (ns):              2.613
  Arrival (ns):            9.778
  Required (ns):          12.391

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.349
  Slack (ns):              2.614
  Arrival (ns):            9.777
  Required (ns):          12.391

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.300
  Slack (ns):              2.615
  Arrival (ns):            9.712
  Required (ns):          12.327

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.300
  Slack (ns):              2.615
  Arrival (ns):            9.712
  Required (ns):          12.327

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:EN
  Delay (ns):              3.153
  Slack (ns):              2.619
  Arrival (ns):            9.573
  Required (ns):          12.192

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.217
  Slack (ns):              2.621
  Arrival (ns):            9.642
  Required (ns):          12.263

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.339
  Slack (ns):              2.627
  Arrival (ns):            9.764
  Required (ns):          12.391

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:EN
  Delay (ns):              3.134
  Slack (ns):              2.639
  Arrival (ns):            9.553
  Required (ns):          12.192

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.325
  Slack (ns):              2.642
  Arrival (ns):            9.750
  Required (ns):          12.392

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.241
  Slack (ns):              2.643
  Arrival (ns):            9.666
  Required (ns):          12.309

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.195
  Slack (ns):              2.648
  Arrival (ns):            9.615
  Required (ns):          12.263

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.222
  Slack (ns):              2.653
  Arrival (ns):            9.647
  Required (ns):          12.300

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.313
  Slack (ns):              2.653
  Arrival (ns):            9.738
  Required (ns):          12.391

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.313
  Slack (ns):              2.653
  Arrival (ns):            9.738
  Required (ns):          12.391

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.261
  Slack (ns):              2.654
  Arrival (ns):            9.673
  Required (ns):          12.327

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:EN
  Delay (ns):              3.109
  Slack (ns):              2.657
  Arrival (ns):            9.534
  Required (ns):          12.191

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.254
  Slack (ns):              2.661
  Arrival (ns):            9.666
  Required (ns):          12.327

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.304
  Slack (ns):              2.663
  Arrival (ns):            9.729
  Required (ns):          12.392

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.220
  Slack (ns):              2.664
  Arrival (ns):            9.645
  Required (ns):          12.309

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.296
  Slack (ns):              2.665
  Arrival (ns):            9.726
  Required (ns):          12.391

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.301
  Slack (ns):              2.666
  Arrival (ns):            9.726
  Required (ns):          12.392

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.297
  Slack (ns):              2.667
  Arrival (ns):            9.725
  Required (ns):          12.392

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.217
  Slack (ns):              2.667
  Arrival (ns):            9.642
  Required (ns):          12.309

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.213
  Slack (ns):              2.668
  Arrival (ns):            9.641
  Required (ns):          12.309

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.176
  Slack (ns):              2.668
  Arrival (ns):            9.595
  Required (ns):          12.263

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.318
  Slack (ns):              2.674
  Arrival (ns):            9.728
  Required (ns):          12.402

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.170
  Slack (ns):              2.674
  Arrival (ns):            9.595
  Required (ns):          12.269

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.292
  Slack (ns):              2.674
  Arrival (ns):            9.717
  Required (ns):          12.391

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.292
  Slack (ns):              2.674
  Arrival (ns):            9.717
  Required (ns):          12.391

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_pchall_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.283
  Slack (ns):              2.675
  Arrival (ns):            9.716
  Required (ns):          12.391

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.289
  Slack (ns):              2.677
  Arrival (ns):            9.714
  Required (ns):          12.391

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.289
  Slack (ns):              2.677
  Arrival (ns):            9.714
  Required (ns):          12.391

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.237
  Slack (ns):              2.678
  Arrival (ns):            9.649
  Required (ns):          12.327

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.285
  Slack (ns):              2.678
  Arrival (ns):            9.713
  Required (ns):          12.391

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.285
  Slack (ns):              2.678
  Arrival (ns):            9.713
  Required (ns):          12.391

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.200
  Slack (ns):              2.680
  Arrival (ns):            9.620
  Required (ns):          12.300

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:EN
  Delay (ns):              3.087
  Slack (ns):              2.684
  Arrival (ns):            9.507
  Required (ns):          12.191

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[3]:SLn
  Delay (ns):              3.140
  Slack (ns):              2.685
  Arrival (ns):            9.565
  Required (ns):          12.250

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[13]:D
  Delay (ns):              3.247
  Slack (ns):              2.685
  Arrival (ns):            9.672
  Required (ns):          12.357

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[17]:D
  Delay (ns):              3.244
  Slack (ns):              2.685
  Arrival (ns):            9.669
  Required (ns):          12.354

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[0]:SLn
  Delay (ns):              3.137
  Slack (ns):              2.688
  Arrival (ns):            9.562
  Required (ns):          12.250

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[2]:SLn
  Delay (ns):              3.137
  Slack (ns):              2.688
  Arrival (ns):            9.562
  Required (ns):          12.250

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.274
  Slack (ns):              2.692
  Arrival (ns):            9.699
  Required (ns):          12.391

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.216
  Slack (ns):              2.695
  Arrival (ns):            9.632
  Required (ns):          12.327

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.149
  Slack (ns):              2.695
  Arrival (ns):            9.574
  Required (ns):          12.269

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[2]:EN
  Delay (ns):              3.079
  Slack (ns):              2.696
  Arrival (ns):            9.489
  Required (ns):          12.185

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[8]:EN
  Delay (ns):              3.079
  Slack (ns):              2.696
  Arrival (ns):            9.489
  Required (ns):          12.185

Path 61
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.146
  Slack (ns):              2.698
  Arrival (ns):            9.571
  Required (ns):          12.269

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:SLn
  Delay (ns):              3.142
  Slack (ns):              2.699
  Arrival (ns):            9.570
  Required (ns):          12.269

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.181
  Slack (ns):              2.700
  Arrival (ns):            9.600
  Required (ns):          12.300

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/reset_removal_sr[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:EN
  Delay (ns):              3.068
  Slack (ns):              2.701
  Arrival (ns):            9.491
  Required (ns):          12.192

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[7]:D
  Delay (ns):              3.175
  Slack (ns):              2.703
  Arrival (ns):            9.600
  Required (ns):          12.303

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:EN
  Delay (ns):              3.068
  Slack (ns):              2.704
  Arrival (ns):            9.487
  Required (ns):          12.191

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[13]:EN
  Delay (ns):              3.077
  Slack (ns):              2.708
  Arrival (ns):            9.487
  Required (ns):          12.195

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[6]:EN
  Delay (ns):              3.077
  Slack (ns):              2.708
  Arrival (ns):            9.487
  Required (ns):          12.195

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[9]:EN
  Delay (ns):              3.076
  Slack (ns):              2.708
  Arrival (ns):            9.486
  Required (ns):          12.194

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/MSC_i_11/d1[64]:D
  Delay (ns):              3.059
  Slack (ns):              2.708
  Arrival (ns):            9.598
  Required (ns):          12.306

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[10]:EN
  Delay (ns):              3.076
  Slack (ns):              2.709
  Arrival (ns):            9.486
  Required (ns):          12.195

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[8]:D
  Delay (ns):              3.166
  Slack (ns):              2.710
  Arrival (ns):            9.591
  Required (ns):          12.301

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_12/mem_mem_0_1/INST_RAM1K20_IP:A_CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_9/MSC_i_10/MSC_i_11/d0[64]:D
  Delay (ns):              3.058
  Slack (ns):              2.710
  Arrival (ns):            9.597
  Required (ns):          12.307

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[3]:SLn
  Delay (ns):              3.118
  Slack (ns):              2.712
  Arrival (ns):            9.538
  Required (ns):          12.250

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.253
  Slack (ns):              2.713
  Arrival (ns):            9.678
  Required (ns):          12.391

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.202
  Slack (ns):              2.714
  Arrival (ns):            9.614
  Required (ns):          12.328

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[0]:SLn
  Delay (ns):              3.115
  Slack (ns):              2.715
  Arrival (ns):            9.535
  Required (ns):          12.250

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[2]:SLn
  Delay (ns):              3.115
  Slack (ns):              2.715
  Arrival (ns):            9.535
  Required (ns):          12.250

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.250
  Slack (ns):              2.716
  Arrival (ns):            9.675
  Required (ns):          12.391

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[3]:D
  Delay (ns):              3.246
  Slack (ns):              2.717
  Arrival (ns):            9.674
  Required (ns):          12.391

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.244
  Slack (ns):              2.718
  Arrival (ns):            9.674
  Required (ns):          12.392

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.160
  Slack (ns):              2.719
  Arrival (ns):            9.590
  Required (ns):          12.309

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.190
  Slack (ns):              2.725
  Arrival (ns):            9.602
  Required (ns):          12.327

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_cs_i_Z[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.190
  Slack (ns):              2.725
  Arrival (ns):            9.602
  Required (ns):          12.327

Path 85
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[1]:EN
  Delay (ns):              3.130
  Slack (ns):              2.727
  Arrival (ns):            9.556
  Required (ns):          12.283

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[3]:EN
  Delay (ns):              3.130
  Slack (ns):              2.727
  Arrival (ns):            9.556
  Required (ns):          12.283

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[7]:EN
  Delay (ns):              3.130
  Slack (ns):              2.727
  Arrival (ns):            9.556
  Required (ns):          12.283

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.234
  Slack (ns):              2.727
  Arrival (ns):            9.664
  Required (ns):          12.391

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.109
  Slack (ns):              2.727
  Arrival (ns):            9.519
  Required (ns):          12.246

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.109
  Slack (ns):              2.727
  Arrival (ns):            9.519
  Required (ns):          12.246

Path 91
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[0]:EN
  Delay (ns):              3.129
  Slack (ns):              2.728
  Arrival (ns):            9.555
  Required (ns):          12.283

Path 92
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[2]:EN
  Delay (ns):              3.129
  Slack (ns):              2.728
  Arrival (ns):            9.555
  Required (ns):          12.283

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[4]:EN
  Delay (ns):              3.129
  Slack (ns):              2.728
  Arrival (ns):            9.555
  Required (ns):          12.283

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[6]:EN
  Delay (ns):              3.129
  Slack (ns):              2.728
  Arrival (ns):            9.555
  Required (ns):          12.283

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[9]:D
  Delay (ns):              3.148
  Slack (ns):              2.728
  Arrival (ns):            9.573
  Required (ns):          12.301

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_pchall_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[2]:D
  Delay (ns):              3.231
  Slack (ns):              2.728
  Arrival (ns):            9.664
  Required (ns):          12.392

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.232
  Slack (ns):              2.729
  Arrival (ns):            9.662
  Required (ns):          12.391

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.232
  Slack (ns):              2.729
  Arrival (ns):            9.662
  Required (ns):          12.391

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/nwl_timer2[18]:D
  Delay (ns):              3.203
  Slack (ns):              2.729
  Arrival (ns):            9.628
  Required (ns):          12.357

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_raddr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/raddr_int[0]:D
  Delay (ns):              3.208
  Slack (ns):              2.730
  Arrival (ns):            9.636
  Required (ns):          12.366

