{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738616363330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738616363340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 03 17:59:23 2025 " "Processing started: Mon Feb 03 17:59:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738616363340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738616363340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738616363340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738616363774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738616363774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738616379256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file playerclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 playerclock " "Found entity 1: playerclock" {  } { { "playerclock.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/playerclock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738616379260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738616379340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversor.bdf 1 1 " "Using design file conversor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:inst1 " "Elaborating entity \"conversor\" for hierarchy \"conversor:inst1\"" {  } { { "project.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/repos/project/project.bdf" { { -648 760 896 -488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_a.bdf 1 1 " "Using design file segmento_a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_a " "Found entity 1: segmento_a" {  } { { "segmento_a.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_a conversor:inst1\|segmento_a:inst " "Elaborating entity \"segmento_a\" for hierarchy \"conversor:inst1\|segmento_a:inst\"" {  } { { "conversor.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 24 432 528 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379456 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_b.bdf 1 1 " "Using design file segmento_b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_b " "Found entity 1: segmento_b" {  } { { "segmento_b.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_b conversor:inst1\|segmento_b:inst2 " "Elaborating entity \"segmento_b\" for hierarchy \"conversor:inst1\|segmento_b:inst2\"" {  } { { "conversor.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 168 432 528 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_c.bdf 1 1 " "Using design file segmento_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_c " "Found entity 1: segmento_c" {  } { { "segmento_c.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_c conversor:inst1\|segmento_c:inst4 " "Elaborating entity \"segmento_c\" for hierarchy \"conversor:inst1\|segmento_c:inst4\"" {  } { { "conversor.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 312 432 528 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379504 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_d.bdf 1 1 " "Using design file segmento_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_d " "Found entity 1: segmento_d" {  } { { "segmento_d.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_d conversor:inst1\|segmento_d:inst5 " "Elaborating entity \"segmento_d\" for hierarchy \"conversor:inst1\|segmento_d:inst5\"" {  } { { "conversor.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 456 440 536 584 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_e.bdf 1 1 " "Using design file segmento_e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_e " "Found entity 1: segmento_e" {  } { { "segmento_e.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_e.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_e conversor:inst1\|segmento_e:inst7 " "Elaborating entity \"segmento_e\" for hierarchy \"conversor:inst1\|segmento_e:inst7\"" {  } { { "conversor.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 600 432 528 728 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_f.bdf 1 1 " "Using design file segmento_f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_f " "Found entity 1: segmento_f" {  } { { "segmento_f.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_f.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_f conversor:inst1\|segmento_f:inst8 " "Elaborating entity \"segmento_f\" for hierarchy \"conversor:inst1\|segmento_f:inst8\"" {  } { { "conversor.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 744 432 528 872 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "segmento_g.bdf 1 1 " "Using design file segmento_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_g " "Found entity 1: segmento_g" {  } { { "segmento_g.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/segmento_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_g conversor:inst1\|segmento_g:inst9 " "Elaborating entity \"segmento_g\" for hierarchy \"conversor:inst1\|segmento_g:inst9\"" {  } { { "conversor.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.1/repos/project/conversor.bdf" { { 888 432 528 1016 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerclock playerclock:inst " "Elaborating entity \"playerclock\" for hierarchy \"playerclock:inst\"" {  } { { "project.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/project/project.bdf" { { 16 504 624 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379692 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter playerclock:inst\|counter:CO " "Elaborating entity \"counter\" for hierarchy \"playerclock:inst\|counter:CO\"" {  } { { "playerclock.bdf" "CO" { Schematic "C:/intelFPGA_lite/18.1/repos/project/playerclock.bdf" { { 88 424 576 216 "CO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somaesub.bdf 1 1 " "Using design file somaesub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somaesub " "Found entity 1: somaesub" {  } { { "somaesub.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/somaesub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaesub playerclock:inst\|counter:CO\|somaesub:somsub " "Elaborating entity \"somaesub\" for hierarchy \"playerclock:inst\|counter:CO\|somaesub:somsub\"" {  } { { "counter.bdf" "somsub" { Schematic "C:/intelFPGA_lite/18.1/repos/project/counter.bdf" { { 64 1232 1328 256 "somsub" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma4bits.bdf 1 1 " "Using design file soma4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma4bits " "Found entity 1: soma4bits" {  } { { "soma4bits.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/soma4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4bits playerclock:inst\|counter:CO\|somaesub:somsub\|soma4bits:inst3 " "Elaborating entity \"soma4bits\" for hierarchy \"playerclock:inst\|counter:CO\|somaesub:somsub\|soma4bits:inst3\"" {  } { { "somaesub.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/repos/project/somaesub.bdf" { { 72 960 1056 264 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379772 ""}
{ "Warning" "WSGN_SEARCH_FILE" "soma1bit.bdf 1 1 " "Using design file soma1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 soma1bit " "Found entity 1: soma1bit" {  } { { "soma1bit.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/soma1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma1bit playerclock:inst\|counter:CO\|somaesub:somsub\|soma4bits:inst3\|soma1bit:inst " "Elaborating entity \"soma1bit\" for hierarchy \"playerclock:inst\|counter:CO\|somaesub:somsub\|soma4bits:inst3\|soma1bit:inst\"" {  } { { "soma4bits.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/project/soma4bits.bdf" { { 152 400 496 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtrator.bdf 1 1 " "Using design file subtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379856 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator playerclock:inst\|counter:CO\|somaesub:somsub\|subtrator:inst4 " "Elaborating entity \"subtrator\" for hierarchy \"playerclock:inst\|counter:CO\|somaesub:somsub\|subtrator:inst4\"" {  } { { "somaesub.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/repos/project/somaesub.bdf" { { 224 560 656 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "next_clk.bdf 1 1 " "Using design file next_clk.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NEXT_CLK " "Found entity 1: NEXT_CLK" {  } { { "next_clk.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/next_clk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEXT_CLK playerclock:inst\|counter:CO\|NEXT_CLK:inst " "Elaborating entity \"NEXT_CLK\" for hierarchy \"playerclock:inst\|counter:CO\|NEXT_CLK:inst\"" {  } { { "counter.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/repos/project/counter.bdf" { { 288 984 1120 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mincounter.bdf 1 1 " "Using design file mincounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minCounter " "Found entity 1: minCounter" {  } { { "mincounter.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/repos/project/mincounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616379930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616379930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minCounter playerclock:inst\|minCounter:MCO " "Elaborating entity \"minCounter\" for hierarchy \"playerclock:inst\|minCounter:MCO\"" {  } { { "playerclock.bdf" "MCO" { Schematic "C:/intelFPGA_lite/18.1/repos/project/playerclock.bdf" { { 248 432 568 376 "MCO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616379939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timing_reference1k.vhd 2 1 " "Using design file timing_reference1k.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1k-freq_div " "Found design unit 1: Timing_Reference1k-freq_div" {  } { { "timing_reference1k.vhd" "" { Text "C:/intelFPGA_lite/18.1/repos/project/timing_reference1k.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616380803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1k " "Found entity 1: Timing_Reference1k" {  } { { "timing_reference1k.vhd" "" { Text "C:/intelFPGA_lite/18.1/repos/project/timing_reference1k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738616380803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738616380803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1k Timing_Reference1k:hsdgfs " "Elaborating entity \"Timing_Reference1k\" for hierarchy \"Timing_Reference1k:hsdgfs\"" {  } { { "project.bdf" "hsdgfs" { Schematic "C:/intelFPGA_lite/18.1/repos/project/project.bdf" { { 80 16 160 160 "hsdgfs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616380820 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp timing_reference1k.vhd(27) " "VHDL Process Statement warning at timing_reference1k.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timing_reference1k.vhd" "" { Text "C:/intelFPGA_lite/18.1/repos/project/timing_reference1k.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1738616380820 "|project|Timing_Reference1k:hsdgfs"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738616381596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738616382139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738616382139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738616382183 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738616382183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738616382183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738616382183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738616382199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 03 17:59:42 2025 " "Processing ended: Mon Feb 03 17:59:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738616382199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738616382199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738616382199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738616382199 ""}
