<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Dec 12 16:58:29 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f fpga_bit_select_impl_1_lattice.synproj -gui -msgset Z:/senior_design/perceptron_v2/fpga_bit_select/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = perceptron_v2.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = fpga_bit_select_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/senior_design/perceptron_v2/fpga_bit_select (searchpath added)
-path Z:/senior_design/perceptron_v2/fpga_bit_select/impl_1 (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/sevenseg.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/activation.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/array_pkg.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/mult.vhd
VHDL library = work
VHDL design file = Z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/rom.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/array_pkg.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/array_pkg.vhd

INFO <35921014> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/array_pkg.vhd(4): analyzing package array_pkg. VHDL-1014
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/top.vhd

INFO <35921012> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/top.vhd(6): analyzing entity perceptron_v2. VHDL-1012
INFO <35921010> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/top.vhd(15): analyzing architecture structural. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/sevenseg.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/sevenseg.vhd

INFO <35921012> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/sevenseg.vhd(5): analyzing entity sevenseg. VHDL-1012
INFO <35921010> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/sevenseg.vhd(12): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/activation.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/activation.vhd

INFO <35921012> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/activation.vhd(5): analyzing entity activation. VHDL-1012
INFO <35921010> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/activation.vhd(12): analyzing architecture dataflow. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/mult.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/mult.vhd

INFO <35921012> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/mult.vhd(7): analyzing entity mult. VHDL-1012
INFO <35921010> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/mult.vhd(16): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/rom.vhd. VHDL-1481
Analyzing VHDL file z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/rom.vhd

INFO <35921012> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO <35921010> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/rom.vhd(14): analyzing architecture behavioral. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "Z:/senior_design/perceptron_v2/fpga_bit_select/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): perceptron_v2
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - synthesis: Initial value found on net perceptron_output[15] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[14] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[13] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[12] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[11] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[10] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[9] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[8] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net perceptron_output[0] will be ignored due to unrecognized driver type
WARNING <35931038> - synthesis: z:/senior_design/perceptron_v2/fpga_bit_select/source/impl_1/mult.vhd(18): ram weights_original_ramnet has no write-port on it. VDB-1038
CRITICAL <35001747> - synthesis: Bit 7 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register rom_bytes[3] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register output_array[0] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register output_array[0] is stuck at Zero



CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \memory/rom_bytes[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[2] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[2] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[5] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \memory/rom_bytes[5] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[6] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[7] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[7] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register \memory/rom_bytes[7] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[8] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[8] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register \memory/rom_bytes[8] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[9] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[9] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[10] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[11] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[11] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \memory/rom_bytes[11] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register \memory/rom_bytes[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[13] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[13] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/rom_bytes[14] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/rom_bytes[14] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \memory/rom_bytes[14] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \memory/output_array[1] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[2] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[2] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[5] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register \memory/output_array[5] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[6] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[7] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[7] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register \memory/output_array[7] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[8] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[8] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register \memory/output_array[8] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[9] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[9] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[10] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[11] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[11] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \memory/output_array[11] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 4 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 3 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register \memory/output_array[12] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[13] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[13] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 7 of Register \memory/output_array[14] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 6 of Register \memory/output_array[14] is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 5 of Register \memory/output_array[14] is stuck at Zero
Mapped 1 multiplier(s)


Duplicate register/latch removal. prev_image_address_i0 is a one-to-one match with \memory/rom_bytes[11]_i5.
Duplicate register/latch removal. \memory/rom_bytes[8]_i2 is a one-to-one match with prev_image_address_i0.
Duplicate register/latch removal. \memory/output_array[8]_i2 is a one-to-one match with \memory/output_array[11]_i5.
Duplicate register/latch removal. \memory/rom_bytes[7]_i2 is a one-to-one match with \memory/rom_bytes[8]_i3.
Duplicate register/latch removal. \memory/rom_bytes[7]_i5 is a one-to-one match with \memory/rom_bytes[11]_i3.
Duplicate register/latch removal. \memory/rom_bytes[8]_i5 is a one-to-one match with \memory/rom_bytes[7]_i5.
Duplicate register/latch removal. \memory/rom_bytes[8]_i1 is a one-to-one match with \memory/rom_bytes[11]_i2.
Duplicate register/latch removal. \memory/rom_bytes[7]_i3 is a one-to-one match with \memory/rom_bytes[8]_i1.
Duplicate register/latch removal. \memory/output_array[7]_i2 is a one-to-one match with \memory/output_array[8]_i3.
Duplicate register/latch removal. \memory/output_array[7]_i5 is a one-to-one match with \memory/output_array[11]_i3.
Duplicate register/latch removal. \memory/output_array[8]_i5 is a one-to-one match with \memory/output_array[7]_i5.
Duplicate register/latch removal. \memory/output_array[8]_i1 is a one-to-one match with \memory/output_array[11]_i2.
Duplicate register/latch removal. \memory/rom_bytes[6]__i1 is a one-to-one match with \memory/rom_bytes[13]_i3.
Duplicate register/latch removal. \memory/rom_bytes[2]_i3 is a one-to-one match with \memory/rom_bytes[5]_i2.
Duplicate register/latch removal. \memory/rom_bytes[10]_i5 is a one-to-one match with \memory/rom_bytes[6]__i6.
Duplicate register/latch removal. \memory/output_array[7]_i3 is a one-to-one match with \memory/output_array[8]_i1.
Duplicate register/latch removal. \memory/output_array[6]_i1 is a one-to-one match with \memory/output_array[13]_i3.
Duplicate register/latch removal. \memory/rom_bytes[2]_i6 is a one-to-one match with \memory/rom_bytes[14]_i2.
Duplicate register/latch removal. \memory/output_array[2]_i3 is a one-to-one match with \memory/output_array[5]_i2.
Duplicate register/latch removal. \memory/output_array[6]_i6 is a one-to-one match with \memory/output_array[10]_i5.
Duplicate register/latch removal. \memory/rom_bytes[12]__i1 is a one-to-one match with \memory/rom_bytes[8]_i4.
Duplicate register/latch removal. \memory/output_array[2]_i6 is a one-to-one match with \memory/output_array[14]_i2.
Duplicate register/latch removal. \memory/output_array[12]_i1 is a one-to-one match with \memory/output_array[8]_i4.
Duplicate register/latch removal. \memory/rom_bytes[11]_i1 is a one-to-one match with \memory/rom_bytes[2]_i6.
Duplicate register/latch removal. \memory/rom_bytes[9]_i4 is a one-to-one match with \memory/rom_bytes[11]_i4.
Duplicate register/latch removal. \memory/output_array[11]_i1 is a one-to-one match with \memory/output_array[2]_i6.
Duplicate register/latch removal. \memory/output_array[9]_i4 is a one-to-one match with \memory/output_array[11]_i4.
WARNING <35001779> - synthesis: Initial value found on instance rst will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \perceptron/temp_output_i11 will be ignored.
Duplicate register/latch removal. \memory/rom_bytes[5]_i5 is a one-to-one match with \memory/rom_bytes[14]_i5.
Duplicate register/latch removal. \memory/output_array[5]_i5 is a one-to-one match with \memory/output_array[14]_i5.


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (perceptron_v2)######################
Number of register bits => 176 of 5280 (3 % )
CCU2 => 30
FD1P3XZ => 176
IB => 9
LUT4 => 146
MAC16 => 1
OB => 7
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 2


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk, loads : 1
  Net : clk_12MHz_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst, loads : 66
  Net : count_0__N_181, loads : 48
  Net : perceptron/count[0], loads : 43
  Net : perceptron/count[1], loads : 38
  Net : memory/image_address_c_0, loads : 29
  Net : memory/image_address_c_4, loads : 25
  Net : memory/image_address_c_3, loads : 23
  Net : memory/image_address_c_1, loads : 23
  Net : memory/image_address_c_2, loads : 22
  Net : memory/image_address_c_6, loads : 21
################### End Clock Report ##################

Peak Memory Usage: 107 MB

--------------------------------------------------------------
Total CPU Time: 3 secs 
Total REAL Time: 7 secs 
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

