// Seed: 3021398498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input logic id_2,
    output logic id_3
    , id_7 = 1,
    output logic id_4,
    output wire id_5
);
  wire id_8;
  always
    if ({id_0, 1})
      if (id_8) id_4 <= id_2;
      else begin
        deassign id_1;
        @(negedge id_2 == 1) id_3 <= 1'b0;
      end
  wire id_9;
  assign id_7 = 1;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9
  );
  wire id_11, id_12 = id_9;
endmodule
