Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -6593  -381389            108      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   8592                    116.387 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          108       -6593    -381389            108




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          108       -6593    -381389            108

Path 0:
   Slack (not met):                         -6593ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2297ps
   - Clock uncertainty:                       150ps
   = Required time:                          4147ps
   - Propagation time:                       8532ps (56.4% logic, 43.6% route, logic stage 4)
   - Delay of the launching clock:           2208ps
   = Slack:                                 -6593ps

   Instance/Pin or Net Name                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                              
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                                                    
   clk                                                Clock net    15          (fanout=367)       2208                     -                                                                                                                                                                                    
   RBB_9/CLK                                          RBB_6L        9  [TILE 0 0, RBB 13 8]          -     r            2208                                                                                                                                                                                    
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CQ                                           RBB_6L        9  [TILE 0 0, RBB 13 8]        800     r            3008     {inst67: $auto$ff.cc:266:slice$2214 (FDCE,site=cff)}                                                                                                                           
   $techmap3813$abc$3750$lut$procmux$1221_Y[1].A[2]   Net          88           (fanout=12)       1113                     -                                                                                                                                                                                    
   RBB_16/C5                                          RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r            4121                                                                                                                                                                                    
   RBB_16/C                                           RBB_6L       16  [TILE 0 0, RBB 10 8]       1037     r            5158     {inst20: $abc$3750$lut$aiger3749$144 (LUT,site=clut,cluto)}                                                                                                                    
   $abc$3750$aiger3749$144                            Net         116            (fanout=1)        904                     -                                                                                                                                                                                    
   RBB_16/D2                                          RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r            6062                                                                                                                                                                                    
   RBB_16/DMUX                                        RBB_6L       16  [TILE 0 0, RBB 10 8]       1263     r            7325     {inst89: $auto$muxcover.cc:557:implement_best_cover$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (LUT,site=dluto)} 
   $abc$3750$aiger3749$53                             Net         102            (fanout=1)        613                     -                                                                                                                                                                                    
   RBB_18/D2                                          RBB_6L       18   [TILE 0 0, RBB 7 8]          -     r            7938                                                                                                                                                                                    
   RBB_18/DMUX                                        RBB_6L       18   [TILE 0 0, RBB 7 8]        955     r            8893     {inst90: $auto$muxcover.cc:557:implement_best_cover$2074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dluto)}  
   $auto$muxcover.cc:557:implement_best_cover$2074.Y  Net          70            (fanout=1)       1092                     -                                                                                                                                                                                    
   RBB_2/O[0]                                         IOB           2   [TILE 0 0, RBB 0 8]          -     r            9985     {inst76: $auto$ff.cc:266:slice$2260 (FDP)} {(output_port) inst129: g_129_seg_5_obuf (IO)}                                                                                      
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_2/CLK                                          IOB           2   [TILE 0 0, RBB 0 8]        755     r           10740                                                                                                                                                                                    
   clk                                                Clock net    15          (fanout=367)      -2297                     -                                                                                                                                                                                    
   clk                                                CLOCK-PORT    -                     -    capture     r            8443                                                                                                                                                                                    
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (not met):                         -6188ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2297ps
   - Clock uncertainty:                       150ps
   = Required time:                          4147ps
   - Propagation time:                       8039ps (49.4% logic, 50.6% route, logic stage 3)
   - Delay of the launching clock:           2296ps
   = Slack:                                 -6188ps

   Instance/Pin or Net Name                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                CLOCK-PORT    -                     -     launch     r               0                                                                                                                                                                                      
   clk                                                Clock net    15          (fanout=367)       2296                     -                                                                                                                                                                                      
   RBB_17/CLK                                         RBB_6L       17  [TILE 0 0, RBB 13 6]          -     r            2296                                                                                                                                                                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CQ                                          RBB_6L       17  [TILE 0 0, RBB 13 6]        800     r            3096     {inst68: $auto$ff.cc:266:slice$2215 (FDC,site=cff)}                                                                                                                              
   $techmap3813$abc$3750$lut$procmux$1221_Y[1].A[0]   Net          86           (fanout=12)       1738                     -                                                                                                                                                                                      
   RBB_16/D1                                          RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r            4834                                                                                                                                                                                      
   RBB_16/CMUX                                        RBB_6L       16  [TILE 0 0, RBB 10 8]       1502     r            6336     {inst79: $auto$muxcover.cc:557:implement_best_cover$2069.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (MUXF,site=muxf7b)} 
   $abc$3750$aiger3749$41                             Net         109            (fanout=1)        934                     -                                                                                                                                                                                      
   RBB_19/D1                                          RBB_6L       19  [TILE 0 0, RBB 10 6]          -     r            7270                                                                                                                                                                                      
   RBB_19/D                                           RBB_6L       19  [TILE 0 0, RBB 10 6]        945     r            8215     {inst91: $auto$muxcover.cc:557:implement_best_cover$2075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dlut)}     
   $auto$muxcover.cc:557:implement_best_cover$2075.Y  Net          68            (fanout=1)       1396                     -                                                                                                                                                                                      
   RBB_1/O[0]                                         IOB           1   [TILE 0 0, RBB 0 7]          -     r            9611     {inst77: $auto$ff.cc:266:slice$2261 (FDC)} {(output_port) inst131: g_131_seg_6_obuf (IO)}                                                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_1/CLK                                          IOB           1   [TILE 0 0, RBB 0 7]        724     r           10335                                                                                                                                                                                      
   clk                                                Clock net    15          (fanout=367)      -2297                     -                                                                                                                                                                                      
   clk                                                CLOCK-PORT    -                     -    capture     r            8038                                                                                                                                                                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 2:
   Slack (not met):                         -6095ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2323ps
   - Clock uncertainty:                       150ps
   = Required time:                          4173ps
   - Propagation time:                       7962ps (53.8% logic, 46.2% route, logic stage 4)
   - Delay of the launching clock:           2306ps
   = Slack:                                 -6095ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                     
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                           
   clk                                                                          Clock net    15           (fanout=367)       2306                     -                                                                                           
   RBB_22/CLK                                                                   RBB_6L       22  [TILE 0 0, RBB 16 10]          -     r            2306                                                                                           
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_22/BQ                                                                    RBB_6L       22  [TILE 0 0, RBB 16 10]        800     r            3106     {inst55: $auto$ff.cc:266:slice$2202 (FDC,site=bff)}                                   
   $techmap3812$abc$3750$lut$aiger3749$156.A[3]                                 Net          77             (fanout=4)       1680                     -                                                                                           
   RBB_25/D3                                                                    RBB_6L       25  [TILE 0 0, RBB 13 14]          -     r            4786                                                                                           
   RBB_25/D                                                                     RBB_6L       25  [TILE 0 0, RBB 13 14]        658     r            5444     {inst27: $abc$3750$lut$aiger3749$171 (LUT,site=dlut,dluto)}                           
   $abc$3750$aiger3749$171                                                      Net          95             (fanout=1)        813                     -                                                                                           
   RBB_15/C1                                                                    RBB_6L       15  [TILE 0 0, RBB 13 10]          -     r            6257                                                                                           
   RBB_15/DMUX                                                                  RBB_6L       15  [TILE 0 0, RBB 13 10]       1436     r            7693     {inst114: $lt$../src/main.v:63$1100.genblk1.slice[0].genblk1.carry4 (CARRY4)}         
   $techmap3811$abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303.A[1]  Net          35            (fanout=21)        552                     -                                                                                           
   RBB_15/C3                                                                    RBB_6L       15  [TILE 0 0, RBB 13 10]          -     r            8245                                                                                           
   RBB_15/CMUX                                                                  RBB_6L       15  [TILE 0 0, RBB 13 10]        657     r            8902     {inst29: $abc$3750$lut$auto$opt_dff.cc:219:make_patterns_logic$1303 (LUT,site=cluto)} 
   $abc$3750$auto$opt_dff.cc:219:make_patterns_logic$1303                       Net         125             (fanout=1)        632                     -                                                                                           
   RBB_15/A6                                                                    RBB_6L       15  [TILE 0 0, RBB 13 10]          -     r            9534     {<CE>inst70: $auto$ff.cc:266:slice$2217 (FDCE,site=dff)}                              
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                                   RBB_6L       15  [TILE 0 0, RBB 13 10]        734     r           10268                                                                                           
   clk                                                                          Clock net    15           (fanout=367)      -2323                     -                                                                                           
   clk                                                                          CLOCK-PORT    -                      -    capture     r            7945                                                                                           
   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













