Timing Analyzer report for chip_top
Fri Jun 18 18:00:23 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; chip_top                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.7%      ;
;     Processors 3-6         ;   7.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Clock Name                                                          ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                                ; Targets                                                                 ;
+---------------------------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_ref ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_ref ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; clk_ref                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                       ; { clk_ref }                                                             ;
+---------------------------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                          ; Note ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; 27.91 MHz ; 27.91 MHz       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                          ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.056 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.885 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.451  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.246 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                            ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_ref                                                             ; 9.934  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.720 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.721 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                     ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 21.056 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 28.380     ;
; 21.209 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 28.227     ;
; 21.250 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 28.186     ;
; 21.423 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 28.013     ;
; 21.539 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.897     ;
; 21.556 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.881     ;
; 21.568 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.868     ;
; 21.576 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.860     ;
; 21.617 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.819     ;
; 21.661 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.776     ;
; 21.804 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.632     ;
; 21.805 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.631     ;
; 21.874 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 27.566     ;
; 21.906 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.530     ;
; 21.918 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.519     ;
; 21.923 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.514     ;
; 21.935 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.501     ;
; 21.973 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.463     ;
; 21.976 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.460     ;
; 21.980 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.456     ;
; 21.982 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.454     ;
; 22.027 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 27.413     ;
; 22.028 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.409     ;
; 22.039 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.397     ;
; 22.040 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.396     ;
; 22.044 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.392     ;
; 22.068 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 27.372     ;
; 22.171 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.265     ;
; 22.172 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.264     ;
; 22.255 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.182     ;
; 22.285 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.152     ;
; 22.340 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.096     ;
; 22.343 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.093     ;
; 22.344 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.092     ;
; 22.346 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.091     ;
; 22.347 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.089     ;
; 22.349 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.087     ;
; 22.353 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.084     ;
; 22.353 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.083     ;
; 22.357 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 27.083     ;
; 22.374 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 27.067     ;
; 22.386 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 27.054     ;
; 22.406 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.030     ;
; 22.407 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.029     ;
; 22.408 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.029     ;
; 22.408 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 27.029     ;
; 22.411 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 27.025     ;
; 22.443 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.994     ;
; 22.443 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.994     ;
; 22.479 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.962     ;
; 22.513 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.928     ;
; 22.579 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.858     ;
; 22.622 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.818     ;
; 22.622 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.815     ;
; 22.623 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.817     ;
; 22.666 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.775     ;
; 22.707 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.734     ;
; 22.711 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 26.725     ;
; 22.713 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.724     ;
; 22.720 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.717     ;
; 22.720 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.565     ; 26.716     ;
; 22.721 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.716     ;
; 22.736 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.705     ;
; 22.775 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.662     ;
; 22.775 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.662     ;
; 22.790 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.647     ;
; 22.791 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.649     ;
; 22.794 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.643     ;
; 22.794 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.646     ;
; 22.798 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.642     ;
; 22.800 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.640     ;
; 22.810 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.627     ;
; 22.810 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.627     ;
; 22.857 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.583     ;
; 22.858 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.582     ;
; 22.862 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.578     ;
; 22.946 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.491     ;
; 22.996 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.445     ;
; 23.013 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.559     ; 26.429     ;
; 23.025 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.416     ;
; 23.073 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.368     ;
; 23.088 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.349     ;
; 23.118 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.559     ; 26.324     ;
; 23.157 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.280     ;
; 23.161 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.564     ; 26.276     ;
; 23.162 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.278     ;
; 23.164 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.277     ;
; 23.171 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.270     ;
; 23.171 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.561     ; 26.269     ;
; 23.226 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.215     ;
; 23.226 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.215     ;
; 23.261 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.180     ;
; 23.261 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.180     ;
; 23.261 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.180     ;
; 23.262 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.179     ;
; 23.375 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.559     ; 26.067     ;
; 23.397 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.044     ;
; 23.430 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.011     ;
; 23.433 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.008     ;
; 23.437 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.560     ; 26.004     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                      ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 35.885 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 14.356     ;
; 36.233 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 14.007     ;
; 36.257 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.194      ; 13.985     ;
; 36.376 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 13.870     ;
; 36.493 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 13.759     ;
; 36.598 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 13.643     ;
; 36.657 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 13.589     ;
; 36.724 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 13.521     ;
; 36.748 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 13.499     ;
; 36.841 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 13.410     ;
; 36.865 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 13.388     ;
; 36.904 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 13.342     ;
; 37.027 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 13.219     ;
; 37.055 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 13.197     ;
; 37.089 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 13.157     ;
; 37.148 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 13.103     ;
; 37.202 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 13.042     ;
; 37.206 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 13.046     ;
; 37.252 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 12.993     ;
; 37.265 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.992     ;
; 37.276 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.981     ;
; 37.276 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 12.971     ;
; 37.286 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 12.955     ;
; 37.288 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 12.964     ;
; 37.403 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 12.848     ;
; 37.427 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 12.826     ;
; 37.489 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 12.757     ;
; 37.518 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 12.733     ;
; 37.617 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 12.629     ;
; 37.635 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.622     ;
; 37.636 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 12.615     ;
; 37.657 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 12.584     ;
; 37.660 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 12.593     ;
; 37.667 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 12.577     ;
; 37.676 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 12.575     ;
; 37.693 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.201      ; 12.556     ;
; 37.766 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 12.487     ;
; 37.767 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.214      ; 12.495     ;
; 37.768 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 12.484     ;
; 37.777 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 12.469     ;
; 37.780 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.206      ; 12.474     ;
; 37.794 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 12.458     ;
; 37.810 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 12.445     ;
; 37.827 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.430     ;
; 37.837 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 12.408     ;
; 37.861 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 12.386     ;
; 37.884 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 12.384     ;
; 37.894 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 12.358     ;
; 38.001 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 12.251     ;
; 38.046 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 12.205     ;
; 38.060 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.197     ;
; 38.148 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 12.098     ;
; 38.158 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.201      ; 12.091     ;
; 38.177 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.080     ;
; 38.197 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 12.060     ;
; 38.202 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 12.044     ;
; 38.221 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.201      ; 12.028     ;
; 38.257 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.210      ; 12.001     ;
; 38.261 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 11.990     ;
; 38.265 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 11.987     ;
; 38.271 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.211      ; 11.988     ;
; 38.275 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 11.980     ;
; 38.285 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.972     ;
; 38.295 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.214      ; 11.967     ;
; 38.305 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 11.941     ;
; 38.372 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 11.883     ;
; 38.374 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.216      ; 11.890     ;
; 38.388 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.217      ; 11.877     ;
; 38.402 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.215      ; 11.861     ;
; 38.430 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.827     ;
; 38.446 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 11.822     ;
; 38.456 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 11.796     ;
; 38.561 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.211      ; 11.698     ;
; 38.605 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 11.650     ;
; 38.631 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.203      ; 11.620     ;
; 38.668 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.214      ; 11.594     ;
; 38.676 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 11.570     ;
; 38.679 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 11.589     ;
; 38.686 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.201      ; 11.563     ;
; 38.689 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 11.563     ;
; 38.785 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 11.483     ;
; 38.785 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.210      ; 11.473     ;
; 38.799 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.211      ; 11.460     ;
; 38.806 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.201      ; 11.443     ;
; 38.813 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.444     ;
; 38.827 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 11.425     ;
; 38.837 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 11.418     ;
; 38.880 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.214      ; 11.382     ;
; 38.890 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 11.356     ;
; 38.936 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.216      ; 11.328     ;
; 38.950 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.217      ; 11.315     ;
; 38.964 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.215      ; 11.299     ;
; 39.052 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.216      ; 11.212     ;
; 39.060 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.204      ; 11.192     ;
; 39.070 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 11.185     ;
; 39.169 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.216      ; 11.095     ;
; 39.169 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.222      ; 11.101     ;
; 39.183 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.217      ; 11.082     ;
; 39.196 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.214      ; 11.066     ;
; 39.197 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.215      ; 11.066     ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                              ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.451 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; chip:chip|uart:uart|uart_tx:uart_tx|tx                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|timer:timer|irq                                             ; chip:chip|timer:timer|irq                                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|timer:timer|mode                                            ; chip:chip|timer:timer|mode                                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|timer:timer|start                                           ; chip:chip|timer:timer|start                                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.490 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.498 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.00            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_as_            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[7]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[7]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_br_flag     ; chip:chip|cpu:cpu|ctrl:ctrl|br_flag                                  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[0]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[8]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[8]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; chip:chip|timer:timer|expr_val[2]                                     ; chip:chip|timer:timer|rd_data[2]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; chip:chip|timer:timer|expr_val[12]                                    ; chip:chip|timer:timer|rd_data[12]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.506 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[22]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[22]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[0]                              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; chip:chip|timer:timer|expr_val[8]                                     ; chip:chip|timer:timer|rd_data[8]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[24]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[19]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[19]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[1] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[2]                              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[18]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[18]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; chip:chip|timer:timer|expr_val[23]                                    ; chip:chip|timer:timer|rd_data[23]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[22]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[22]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[26]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[26]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[18]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[18]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; chip:chip|timer:timer|expr_val[3]                                     ; chip:chip|timer:timer|rd_data[3]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.522 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[21]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.816      ;
; 0.523 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.818      ;
; 0.524 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23]           ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[23]          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_en              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.524 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.819      ;
; 0.524 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[5]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[4]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.819      ;
; 0.524 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[12]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[5]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[23]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[23]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[1]       ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[1]                                ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[19]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[19]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[27]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[25]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[4]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[25]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[23]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[23]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[10]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[10]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[3]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[21]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[21]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[9]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[21]          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.528 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[8]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[6]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.822      ;
; 0.528 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[24]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.822      ;
; 0.532 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[26]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.532 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[8]         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.533 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.535 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[29]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.542 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[29]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.836      ;
; 0.639 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[7]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[7]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[9]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[5]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[5]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[4]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[4]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[4]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[2]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[0]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[13]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[31]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[24]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[25]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[18]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[0]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[0]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[15]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[15]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[13]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[13]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[1]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[1]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[19]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[19]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[24]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[25]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[2]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 50.246 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.585      ; 1.105      ;
; 50.307 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.168      ;
; 50.321 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.182      ;
; 50.321 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.171      ;
; 50.337 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.585      ; 1.196      ;
; 50.357 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.566      ; 1.197      ;
; 50.361 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.585      ; 1.220      ;
; 50.369 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.230      ;
; 50.369 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.585      ; 1.228      ;
; 50.377 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.238      ;
; 50.379 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.231      ;
; 50.379 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.235      ;
; 50.386 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.566      ; 1.226      ;
; 50.387 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[22] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.573      ; 1.234      ;
; 50.391 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.247      ;
; 50.394 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.584      ; 1.252      ;
; 50.409 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.261      ;
; 50.420 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.276      ;
; 50.423 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.568      ; 1.265      ;
; 50.426 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.282      ;
; 50.431 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.568      ; 1.273      ;
; 50.436 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.566      ; 1.276      ;
; 50.440 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.573      ; 1.287      ;
; 50.447 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.286      ;
; 50.452 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.568      ; 1.294      ;
; 50.453 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.568      ; 1.295      ;
; 50.466 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.322      ;
; 50.596 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.432      ;
; 50.613 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.449      ;
; 50.620 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.456      ;
; 50.624 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.463      ;
; 50.667 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.571      ; 1.512      ;
; 50.671 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.507      ;
; 50.688 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[4]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.592      ; 1.554      ;
; 50.689 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.585      ; 1.548      ;
; 50.702 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.568      ; 1.544      ;
; 50.713 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.565      ;
; 50.717 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.564      ; 1.555      ;
; 50.717 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.569      ; 1.560      ;
; 50.724 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.575      ; 1.573      ;
; 50.724 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.580      ;
; 50.727 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.579      ;
; 50.728 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.561      ; 1.563      ;
; 50.733 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.573      ; 1.580      ;
; 50.747 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[23] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.570      ; 1.591      ;
; 50.756 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.569      ; 1.599      ;
; 50.761 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.567      ; 1.602      ;
; 50.767 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.574      ; 1.615      ;
; 50.768 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.567      ; 1.609      ;
; 50.771 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.574      ; 1.619      ;
; 50.775 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.579      ; 1.628      ;
; 50.782 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.566      ; 1.622      ;
; 50.784 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.579      ; 1.637      ;
; 50.797 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.648      ;
; 50.805 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.657      ;
; 50.812 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.651      ;
; 50.819 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.658      ;
; 50.823 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.659      ;
; 50.825 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[21] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.571      ; 1.670      ;
; 50.843 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.561      ; 1.678      ;
; 50.850 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.701      ;
; 50.865 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.560      ; 1.699      ;
; 50.894 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.579      ; 1.747      ;
; 50.904 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.569      ; 1.747      ;
; 50.933 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.785      ;
; 50.950 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.559      ; 1.783      ;
; 50.963 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.799      ;
; 50.984 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.563      ; 1.821      ;
; 50.997 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.570      ; 1.841      ;
; 51.015 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.559      ; 1.848      ;
; 51.016 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.852      ;
; 51.026 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.876      ;
; 51.029 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[7]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.572      ; 1.875      ;
; 51.031 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.560      ; 1.865      ;
; 51.035 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.892      ;
; 51.037 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.887      ;
; 51.040 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.567      ; 1.881      ;
; 51.041 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.573      ; 1.888      ;
; 51.048 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.580      ; 1.902      ;
; 51.055 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.580      ; 1.909      ;
; 51.060 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.568      ; 1.902      ;
; 51.062 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.562      ; 1.898      ;
; 51.062 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.593      ; 1.929      ;
; 51.066 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.584      ; 1.924      ;
; 51.076 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.932      ;
; 51.085 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.579      ; 1.938      ;
; 51.086 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[20] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.567      ; 1.927      ;
; 51.087 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.569      ; 1.930      ;
; 51.089 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.567      ; 1.930      ;
; 51.095 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.934      ;
; 51.101 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.952      ;
; 51.116 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.584      ; 1.974      ;
; 51.117 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.569      ; 1.960      ;
; 51.117 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.567      ; 1.958      ;
; 51.118 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.975      ;
; 51.119 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.564      ; 1.957      ;
; 51.123 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.570      ; 1.967      ;
; 51.133 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.580      ; 1.987      ;
; 51.136 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.581      ; 1.991      ;
; 51.146 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[13] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.572      ; 1.992      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                          ; Note ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; 29.53 MHz ; 29.53 MHz       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 22.643 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 36.729 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                            ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.247 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                             ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_ref                                                             ; 9.943  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.717 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.722 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                     ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 22.643 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.865     ;
; 22.783 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.725     ;
; 22.820 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.688     ;
; 22.965 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.543     ;
; 23.080 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.428     ;
; 23.105 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.403     ;
; 23.105 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.403     ;
; 23.131 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.377     ;
; 23.142 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.366     ;
; 23.236 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.272     ;
; 23.300 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.208     ;
; 23.300 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.208     ;
; 23.401 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 26.108     ;
; 23.402 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.106     ;
; 23.427 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.081     ;
; 23.446 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.062     ;
; 23.453 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.055     ;
; 23.464 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.044     ;
; 23.468 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.040     ;
; 23.472 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.036     ;
; 23.475 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 26.033     ;
; 23.532 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.976     ;
; 23.533 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.975     ;
; 23.537 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.971     ;
; 23.541 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.968     ;
; 23.558 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.950     ;
; 23.578 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.931     ;
; 23.622 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.886     ;
; 23.622 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.886     ;
; 23.709 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.799     ;
; 23.768 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.740     ;
; 23.786 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.722     ;
; 23.790 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.718     ;
; 23.794 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.714     ;
; 23.797 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.711     ;
; 23.801 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.707     ;
; 23.809 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.699     ;
; 23.820 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.688     ;
; 23.836 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.672     ;
; 23.838 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.671     ;
; 23.854 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.654     ;
; 23.855 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.653     ;
; 23.859 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.649     ;
; 23.863 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.646     ;
; 23.868 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.640     ;
; 23.889 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.620     ;
; 23.917 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.591     ;
; 23.917 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.591     ;
; 23.955 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.553     ;
; 23.994 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.515     ;
; 24.003 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.505     ;
; 24.031 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.477     ;
; 24.048 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 25.463     ;
; 24.058 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.451     ;
; 24.058 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.451     ;
; 24.109 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.399     ;
; 24.123 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.385     ;
; 24.131 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.377     ;
; 24.142 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.366     ;
; 24.158 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.350     ;
; 24.188 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 25.323     ;
; 24.190 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.318     ;
; 24.204 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.305     ;
; 24.222 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.287     ;
; 24.225 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 25.286     ;
; 24.226 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.283     ;
; 24.230 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.279     ;
; 24.233 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.276     ;
; 24.239 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.269     ;
; 24.239 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.269     ;
; 24.268 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.240     ;
; 24.272 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.236     ;
; 24.277 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.231     ;
; 24.290 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.219     ;
; 24.291 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.218     ;
; 24.295 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.214     ;
; 24.325 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.183     ;
; 24.431 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 25.077     ;
; 24.467 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 25.042     ;
; 24.485 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 25.026     ;
; 24.510 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 25.001     ;
; 24.536 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.975     ;
; 24.559 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.950     ;
; 24.567 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.942     ;
; 24.578 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.931     ;
; 24.590 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 24.918     ;
; 24.594 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.915     ;
; 24.594 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.494     ; 24.914     ;
; 24.626 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.883     ;
; 24.641 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.870     ;
; 24.675 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.834     ;
; 24.675 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.834     ;
; 24.705 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.806     ;
; 24.705 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.806     ;
; 24.713 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.796     ;
; 24.761 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.748     ;
; 24.851 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.660     ;
; 24.867 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.493     ; 24.642     ;
; 24.869 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.642     ;
; 24.873 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.491     ; 24.638     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                      ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 36.729 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.171      ; 13.481     ;
; 37.063 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.172      ; 13.148     ;
; 37.086 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.174      ; 13.127     ;
; 37.185 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 13.029     ;
; 37.303 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 12.916     ;
; 37.409 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.173      ; 12.803     ;
; 37.465 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.174      ; 12.748     ;
; 37.519 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.176      ; 12.696     ;
; 37.542 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.178      ; 12.675     ;
; 37.625 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 12.589     ;
; 37.637 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.181      ; 12.583     ;
; 37.660 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 12.562     ;
; 37.779 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 12.440     ;
; 37.816 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 12.398     ;
; 37.865 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.177      ; 12.351     ;
; 37.921 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.178      ; 12.296     ;
; 37.959 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.176      ; 12.256     ;
; 37.982 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.178      ; 12.235     ;
; 37.983 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.182      ; 12.238     ;
; 37.994 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 12.225     ;
; 37.995 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.171      ; 12.215     ;
; 38.039 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 12.183     ;
; 38.054 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.184      ; 12.169     ;
; 38.075 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.170      ; 12.134     ;
; 38.113 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.181      ; 12.107     ;
; 38.136 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 12.086     ;
; 38.151 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 12.063     ;
; 38.272 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.179      ; 11.946     ;
; 38.305 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.177      ; 11.911     ;
; 38.328 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.181      ; 11.892     ;
; 38.351 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 11.871     ;
; 38.361 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.178      ; 11.856     ;
; 38.390 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.184      ; 11.833     ;
; 38.429 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.171      ; 11.781     ;
; 38.436 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.171      ; 11.774     ;
; 38.451 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 11.763     ;
; 38.459 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.182      ; 11.762     ;
; 38.485 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.176      ; 11.730     ;
; 38.508 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.178      ; 11.709     ;
; 38.510 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 11.717     ;
; 38.515 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 11.707     ;
; 38.531 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.174      ; 11.682     ;
; 38.535 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 11.687     ;
; 38.548 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 11.674     ;
; 38.562 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.181      ; 11.658     ;
; 38.569 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 11.650     ;
; 38.628 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 11.604     ;
; 38.649 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.179      ; 11.569     ;
; 38.674 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.182      ; 11.547     ;
; 38.712 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.179      ; 11.506     ;
; 38.730 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.183      ; 11.492     ;
; 38.831 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.177      ; 11.385     ;
; 38.866 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.184      ; 11.357     ;
; 38.885 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 11.329     ;
; 38.887 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.178      ; 11.330     ;
; 38.891 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 11.323     ;
; 38.892 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 11.322     ;
; 38.923 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.184      ; 11.300     ;
; 38.950 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 11.277     ;
; 38.971 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.174      ; 11.242     ;
; 38.991 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 11.235     ;
; 39.003 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 11.216     ;
; 39.004 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 11.222     ;
; 39.010 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 11.209     ;
; 39.018 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.185      ; 11.206     ;
; 39.045 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 11.174     ;
; 39.081 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.184      ; 11.142     ;
; 39.104 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 11.128     ;
; 39.109 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 11.122     ;
; 39.122 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 11.109     ;
; 39.125 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.179      ; 11.093     ;
; 39.136 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 11.093     ;
; 39.238 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.179      ; 10.980     ;
; 39.260 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 10.959     ;
; 39.298 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.186      ; 10.927     ;
; 39.319 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 10.913     ;
; 39.325 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 10.889     ;
; 39.332 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 10.882     ;
; 39.340 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.179      ; 10.878     ;
; 39.379 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 10.848     ;
; 39.417 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 10.797     ;
; 39.431 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 10.795     ;
; 39.444 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 10.782     ;
; 39.458 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.185      ; 10.766     ;
; 39.476 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 10.751     ;
; 39.479 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 10.740     ;
; 39.486 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 10.733     ;
; 39.497 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.174      ; 10.716     ;
; 39.497 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.193      ; 10.735     ;
; 39.585 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 10.646     ;
; 39.598 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 10.633     ;
; 39.612 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 10.617     ;
; 39.694 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 10.525     ;
; 39.701 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.180      ; 10.518     ;
; 39.754 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 10.475     ;
; 39.800 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 10.431     ;
; 39.813 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 10.418     ;
; 39.819 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 10.408     ;
; 39.827 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 10.402     ;
; 39.851 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.175      ; 10.363     ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                              ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; chip:chip|uart:uart|uart_tx:uart_tx|tx                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|timer:timer|irq                                             ; chip:chip|timer:timer|irq                                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|timer:timer|mode                                            ; chip:chip|timer:timer|mode                                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|timer:timer|start                                           ; chip:chip|timer:timer|start                                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.454 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.723      ;
; 0.460 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.729      ;
; 0.460 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.729      ;
; 0.461 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.00            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_as_            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.729      ;
; 0.470 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_br_flag     ; chip:chip|cpu:cpu|ctrl:ctrl|br_flag                                  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[8]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[8]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[7]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[7]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[0]                              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[0]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; chip:chip|timer:timer|expr_val[2]                                     ; chip:chip|timer:timer|rd_data[2]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; chip:chip|timer:timer|expr_val[12]                                    ; chip:chip|timer:timer|rd_data[12]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[22]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[22]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[1] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[2]                              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; chip:chip|timer:timer|expr_val[8]                                     ; chip:chip|timer:timer|rd_data[8]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[24]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[19]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[19]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[26]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[26]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[18]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[18]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; chip:chip|timer:timer|expr_val[23]                                    ; chip:chip|timer:timer|rd_data[23]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[18]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[18]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.748      ;
; 0.479 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[22]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[22]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; chip:chip|timer:timer|expr_val[3]                                     ; chip:chip|timer:timer|rd_data[3]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[21]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.483 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_en              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.485 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[21]          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.489 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.758      ;
; 0.490 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23]           ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[23]          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[26]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[5]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[4]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[1]       ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[1]                                ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[8]         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[12]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[5]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[23]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[23]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[25]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[4]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[25]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[23]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[23]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[19]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[19]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[27]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[8]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[10]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[10]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[3]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[21]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[21]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[6]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[9]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[29]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[24]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.500 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.769      ;
; 0.507 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[29]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.596 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[7]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[7]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.596 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.596 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[0]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[15]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[15]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[13]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[13]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[1]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[1]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[19]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[19]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[5]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[5]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[24]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[4]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[4]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[4]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[3]                     ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[3]                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[0]                     ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[0]                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[2]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[11]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[31]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[8]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[8]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[29]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[29]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[9]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[7]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[8]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 50.247 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.009      ;
; 50.301 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.517      ; 1.068      ;
; 50.314 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.080      ;
; 50.318 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.504      ; 1.072      ;
; 50.330 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.093      ;
; 50.346 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.497      ; 1.093      ;
; 50.353 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.116      ;
; 50.358 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.517      ; 1.125      ;
; 50.358 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.121      ;
; 50.366 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.506      ; 1.122      ;
; 50.366 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.132      ;
; 50.371 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.130      ;
; 50.371 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.514      ; 1.135      ;
; 50.372 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.497      ; 1.119      ;
; 50.373 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[22] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.126      ;
; 50.383 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.145      ;
; 50.389 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.147      ;
; 50.408 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.154      ;
; 50.415 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.161      ;
; 50.417 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.176      ;
; 50.418 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.177      ;
; 50.419 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.172      ;
; 50.422 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.168      ;
; 50.433 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.495      ; 1.178      ;
; 50.444 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.190      ;
; 50.445 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.191      ;
; 50.461 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.220      ;
; 50.560 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.300      ;
; 50.576 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.316      ;
; 50.580 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.320      ;
; 50.584 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.492      ; 1.326      ;
; 50.626 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.366      ;
; 50.629 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.499      ; 1.378      ;
; 50.642 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[4]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.518      ; 1.410      ;
; 50.644 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.514      ; 1.408      ;
; 50.658 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.499      ; 1.407      ;
; 50.667 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.425      ;
; 50.667 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.493      ; 1.410      ;
; 50.671 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.498      ; 1.419      ;
; 50.672 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.506      ; 1.428      ;
; 50.675 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.506      ; 1.431      ;
; 50.676 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.492      ; 1.418      ;
; 50.677 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.436      ;
; 50.682 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.504      ; 1.436      ;
; 50.694 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[23] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.502      ; 1.446      ;
; 50.705 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.498      ; 1.453      ;
; 50.708 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.498      ; 1.456      ;
; 50.710 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.505      ; 1.465      ;
; 50.710 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.498      ; 1.458      ;
; 50.713 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.506      ; 1.469      ;
; 50.720 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.479      ;
; 50.729 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.475      ;
; 50.730 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.489      ;
; 50.739 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.507      ; 1.496      ;
; 50.746 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.504      ;
; 50.760 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.495      ; 1.505      ;
; 50.762 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.495      ; 1.507      ;
; 50.765 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[21] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.518      ;
; 50.768 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.494      ; 1.512      ;
; 50.778 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.518      ;
; 50.787 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.507      ; 1.544      ;
; 50.792 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.532      ;
; 50.828 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.587      ;
; 50.839 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.500      ; 1.589      ;
; 50.863 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.506      ; 1.619      ;
; 50.877 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.489      ; 1.616      ;
; 50.889 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.491      ; 1.630      ;
; 50.906 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.492      ; 1.648      ;
; 50.922 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.499      ; 1.671      ;
; 50.932 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.489      ; 1.671      ;
; 50.934 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.674      ;
; 50.944 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.490      ; 1.684      ;
; 50.946 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.699      ;
; 50.951 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[7]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.502      ; 1.703      ;
; 50.956 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.709      ;
; 50.956 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.718      ;
; 50.957 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.710      ;
; 50.958 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.498      ; 1.706      ;
; 50.965 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.724      ;
; 50.971 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.732      ;
; 50.977 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.493      ; 1.720      ;
; 50.979 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.725      ;
; 50.983 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.745      ;
; 50.983 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.523      ; 1.756      ;
; 50.991 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.750      ;
; 51.002 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.762      ;
; 51.002 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.748      ;
; 51.002 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[20] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.497      ; 1.749      ;
; 51.006 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.497      ; 1.753      ;
; 51.008 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.766      ;
; 51.012 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.495      ; 1.757      ;
; 51.026 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.498      ; 1.774      ;
; 51.027 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.789      ;
; 51.028 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.493      ; 1.771      ;
; 51.028 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.496      ; 1.774      ;
; 51.029 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.790      ;
; 51.031 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.499      ; 1.780      ;
; 51.042 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.803      ;
; 51.044 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[13] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.797      ;
; 51.047 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.806      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.353 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 43.733 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                            ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.054 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                             ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_ref                                                             ; 9.594  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.732 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.733 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                     ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 37.353 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.371     ;
; 37.381 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.343     ;
; 37.437 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.287     ;
; 37.493 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 12.232     ;
; 37.495 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.229     ;
; 37.523 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.201     ;
; 37.525 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 12.200     ;
; 37.557 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.167     ;
; 37.562 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.162     ;
; 37.579 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.145     ;
; 37.635 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 12.090     ;
; 37.641 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 12.084     ;
; 37.667 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 12.058     ;
; 37.668 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.056     ;
; 37.669 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.055     ;
; 37.699 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.025     ;
; 37.704 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.020     ;
; 37.708 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.016     ;
; 37.713 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.011     ;
; 37.717 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.007     ;
; 37.720 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 12.004     ;
; 37.732 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.992     ;
; 37.733 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.991     ;
; 37.733 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.991     ;
; 37.738 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.986     ;
; 37.761 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.963     ;
; 37.783 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.942     ;
; 37.810 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.914     ;
; 37.811 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.913     ;
; 37.817 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.907     ;
; 37.850 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.874     ;
; 37.855 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.869     ;
; 37.859 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.865     ;
; 37.862 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.862     ;
; 37.873 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.851     ;
; 37.873 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.852     ;
; 37.874 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.851     ;
; 37.874 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.850     ;
; 37.875 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.850     ;
; 37.875 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.849     ;
; 37.876 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.849     ;
; 37.880 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.844     ;
; 37.885 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.839     ;
; 37.893 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.832     ;
; 37.902 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.823     ;
; 37.905 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.820     ;
; 37.927 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.798     ;
; 37.937 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.787     ;
; 37.942 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.782     ;
; 37.950 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.775     ;
; 38.015 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.709     ;
; 38.016 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.709     ;
; 38.017 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.708     ;
; 38.018 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.707     ;
; 38.019 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.706     ;
; 38.021 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.704     ;
; 38.023 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.702     ;
; 38.027 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.697     ;
; 38.033 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.692     ;
; 38.035 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.690     ;
; 38.044 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.681     ;
; 38.048 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.676     ;
; 38.049 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.676     ;
; 38.049 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.675     ;
; 38.069 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.656     ;
; 38.071 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.655     ;
; 38.088 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.636     ;
; 38.092 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.633     ;
; 38.093 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.631     ;
; 38.097 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.627     ;
; 38.099 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.627     ;
; 38.100 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.624     ;
; 38.112 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.612     ;
; 38.113 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.611     ;
; 38.118 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.606     ;
; 38.155 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.571     ;
; 38.161 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.564     ;
; 38.165 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.560     ;
; 38.175 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.550     ;
; 38.191 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.534     ;
; 38.211 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.260     ; 11.516     ;
; 38.243 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.260     ; 11.484     ;
; 38.253 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.471     ;
; 38.254 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.471     ;
; 38.255 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.470     ;
; 38.256 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.469     ;
; 38.265 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.263     ; 11.459     ;
; 38.273 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.452     ;
; 38.275 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.451     ;
; 38.280 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.446     ;
; 38.282 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.443     ;
; 38.307 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.418     ;
; 38.330 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.395     ;
; 38.359 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.260     ; 11.368     ;
; 38.386 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.340     ;
; 38.387 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.339     ;
; 38.399 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.326     ;
; 38.403 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.322     ;
; 38.413 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.262     ; 11.312     ;
; 38.426 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.261     ; 11.300     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                      ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 43.733 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.080      ; 6.356      ;
; 43.896 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.082      ; 6.195      ;
; 43.917 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 6.175      ;
; 43.998 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 6.094      ;
; 44.008 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 6.086      ;
; 44.062 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 6.030      ;
; 44.101 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.992      ;
; 44.161 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.933      ;
; 44.171 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.925      ;
; 44.182 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.913      ;
; 44.187 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 5.905      ;
; 44.192 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.905      ;
; 44.214 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.880      ;
; 44.257 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.836      ;
; 44.316 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.778      ;
; 44.327 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.768      ;
; 44.329 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.768      ;
; 44.337 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.760      ;
; 44.338 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.081      ; 5.752      ;
; 44.350 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.744      ;
; 44.366 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.730      ;
; 44.368 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.080      ; 5.721      ;
; 44.371 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.724      ;
; 44.376 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.722      ;
; 44.377 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.719      ;
; 44.398 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.699      ;
; 44.418 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 5.674      ;
; 44.479 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.617      ;
; 44.500 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.597      ;
; 44.516 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.579      ;
; 44.522 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.574      ;
; 44.523 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.081      ; 5.567      ;
; 44.530 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.081      ; 5.560      ;
; 44.532 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.566      ;
; 44.543 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.554      ;
; 44.555 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.541      ;
; 44.577 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.519      ;
; 44.581 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.513      ;
; 44.582 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.513      ;
; 44.582 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.516      ;
; 44.590 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.507      ;
; 44.594 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.506      ;
; 44.602 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.493      ;
; 44.603 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.490      ;
; 44.604 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.498      ;
; 44.613 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.482      ;
; 44.633 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 5.459      ;
; 44.643 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.451      ;
; 44.645 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.452      ;
; 44.684 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.414      ;
; 44.711 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.385      ;
; 44.735 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.088      ; 5.362      ;
; 44.738 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.360      ;
; 44.747 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.348      ;
; 44.783 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.317      ;
; 44.786 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.310      ;
; 44.788 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.305      ;
; 44.792 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.301      ;
; 44.795 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.298      ;
; 44.798 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.297      ;
; 44.805 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.290      ;
; 44.810 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.292      ;
; 44.819 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.276      ;
; 44.822 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 5.270      ;
; 44.840 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.258      ;
; 44.842 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.090      ; 5.257      ;
; 44.847 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.251      ;
; 44.849 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.245      ;
; 44.852 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.092      ; 5.249      ;
; 44.855 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.245      ;
; 44.857 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.243      ;
; 44.865 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.237      ;
; 44.912 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.190      ;
; 44.921 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.175      ;
; 44.921 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.174      ;
; 44.942 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.087      ; 5.154      ;
; 44.951 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.085      ; 5.143      ;
; 44.977 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.116      ;
; 44.984 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.109      ;
; 45.000 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.100      ;
; 45.004 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.091      ;
; 45.010 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.092      ;
; 45.011 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 5.084      ;
; 45.014 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.086      ;
; 45.023 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.084      ; 5.070      ;
; 45.031 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.090      ; 5.068      ;
; 45.036 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.089      ; 5.062      ;
; 45.044 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.056      ;
; 45.053 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.083      ; 5.039      ;
; 45.058 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.092      ; 5.043      ;
; 45.063 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 5.037      ;
; 45.071 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.031      ;
; 45.106 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 4.989      ;
; 45.113 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.086      ; 4.982      ;
; 45.160 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.092      ; 4.941      ;
; 45.165 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 4.935      ;
; 45.173 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 4.929      ;
; 45.186 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.090      ; 4.913      ;
; 45.189 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.091      ; 4.911      ;
; 45.196 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.092      ; 4.905      ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                              ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; chip:chip|uart:uart|uart_tx:uart_tx|tx                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|timer:timer|irq                                             ; chip:chip|timer:timer|irq                                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|timer:timer|mode                                            ; chip:chip|timer:timer|mode                                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|timer:timer|start                                           ; chip:chip|timer:timer|start                                          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[7]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[7]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[0]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_br_flag     ; chip:chip|cpu:cpu|ctrl:ctrl|br_flag                                  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[22]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[22]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[8]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[8]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; chip:chip|timer:timer|expr_val[2]                                     ; chip:chip|timer:timer|rd_data[2]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; chip:chip|timer:timer|expr_val[12]                                    ; chip:chip|timer:timer|rd_data[12]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[24]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; chip:chip|timer:timer|expr_val[8]                                     ; chip:chip|timer:timer|rd_data[8]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[26]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[26]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[19]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[19]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; chip:chip|timer:timer|expr_val[23]                                    ; chip:chip|timer:timer|rd_data[23]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[18]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[18]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[22]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[22]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[18]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[18]    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; chip:chip|timer:timer|expr_val[3]                                     ; chip:chip|timer:timer|rd_data[3]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23]           ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[23]          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[1]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[5]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[25]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.00            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_as_            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[0]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[5]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[4]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[1]       ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[1]                                ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[12]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[19]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[19]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[23]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[23]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[27]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[4]                        ; chip:chip|uart:uart|uart_rx:uart_rx|rx_data[3]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[25]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[23]      ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[23]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[8]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[10]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[10]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[3]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[21]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[21]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[6]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]   ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[9]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24]  ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_wr_data[24]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.210 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[0]                              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[1] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[2]                              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[21]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[26]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[8]         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[29]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_en              ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.218 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[21]          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_insn[29]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.251 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[7]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[7]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[4]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[2]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[0]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[11]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[31]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[12]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[12]                                  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[15]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[15]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[13]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[13]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[9]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[19]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[19]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[5]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[5]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[8]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[25]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[4]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[4]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[2]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[6]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[3]                     ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[3]                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[0]                     ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[0]                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_ctrl_op[1]       ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 50.054 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.449      ;
; 50.089 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.486      ;
; 50.089 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.486      ;
; 50.097 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.487      ;
; 50.099 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.489      ;
; 50.102 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.498      ;
; 50.102 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.498      ;
; 50.108 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.503      ;
; 50.108 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.504      ;
; 50.108 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.504      ;
; 50.110 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.505      ;
; 50.111 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.501      ;
; 50.111 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.507      ;
; 50.111 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.508      ;
; 50.112 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.509      ;
; 50.119 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[22] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.508      ;
; 50.121 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.510      ;
; 50.121 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.516      ;
; 50.122 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.518      ;
; 50.128 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.524      ;
; 50.130 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.519      ;
; 50.134 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.522      ;
; 50.137 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.527      ;
; 50.142 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.530      ;
; 50.145 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.541      ;
; 50.147 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.536      ;
; 50.147 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.536      ;
; 50.217 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.259      ; 0.600      ;
; 50.221 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.263      ; 0.608      ;
; 50.226 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.259      ; 0.609      ;
; 50.228 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.259      ; 0.611      ;
; 50.253 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.641      ;
; 50.256 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.644      ;
; 50.257 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.259      ; 0.640      ;
; 50.257 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.655      ;
; 50.260 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[4]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.657      ;
; 50.264 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.263      ; 0.651      ;
; 50.265 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.656      ;
; 50.265 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.656      ;
; 50.268 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.663      ;
; 50.269 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.663      ;
; 50.272 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.668      ;
; 50.273 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.666      ;
; 50.276 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.671      ;
; 50.281 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.672      ;
; 50.281 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.672      ;
; 50.284 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.675      ;
; 50.285 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[23] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.674      ;
; 50.288 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.682      ;
; 50.290 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.685      ;
; 50.290 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.684      ;
; 50.293 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.687      ;
; 50.296 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.691      ;
; 50.297 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.692      ;
; 50.298 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.686      ;
; 50.306 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.695      ;
; 50.314 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[2]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.702      ;
; 50.314 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.702      ;
; 50.315 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[21] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.704      ;
; 50.319 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.713      ;
; 50.329 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.258      ; 0.711      ;
; 50.329 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.258      ; 0.711      ;
; 50.337 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.732      ;
; 50.371 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.760      ;
; 50.377 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.258      ; 0.759      ;
; 50.380 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.262      ; 0.766      ;
; 50.383 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.262      ; 0.769      ;
; 50.388 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.777      ;
; 50.391 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.259      ; 0.774      ;
; 50.394 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.268      ; 0.786      ;
; 50.406 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.258      ; 0.788      ;
; 50.406 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.258      ; 0.788      ;
; 50.411 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.801      ;
; 50.413 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.803      ;
; 50.414 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.266      ; 0.804      ;
; 50.415 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.804      ;
; 50.415 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[7]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.810      ;
; 50.420 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.279      ; 0.823      ;
; 50.422 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.816      ;
; 50.423 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.819      ;
; 50.424 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.813      ;
; 50.424 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.263      ; 0.811      ;
; 50.425 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.820      ;
; 50.427 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.824      ;
; 50.428 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.817      ;
; 50.430 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[6]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.819      ;
; 50.432 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.823      ;
; 50.433 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.832      ;
; 50.434 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.263      ; 0.821      ;
; 50.435 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.832      ;
; 50.436 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.265      ; 0.825      ;
; 50.437 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[20] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.825      ;
; 50.443 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.258      ; 0.825      ;
; 50.443 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.268      ; 0.835      ;
; 50.444 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.839      ;
; 50.444 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[4]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.832      ;
; 50.446 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.844      ;
; 50.451 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[8]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.850      ;
; 50.451 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.264      ; 0.839      ;
; 50.453 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[9]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.849      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+----------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                     ; 21.056 ; 0.186  ; N/A      ; N/A     ; 9.594               ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.056 ; 0.186  ; N/A      ; N/A     ; 49.717              ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 35.885 ; 50.054 ; N/A      ; N/A     ; 49.721              ;
;  clk_ref                                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                                      ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_ref                                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; gpio_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_sw                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_ref                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; gpio_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio_io[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio_io[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; gpio_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio_io[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio_io[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gpio_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; gpio_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio_io[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio_io[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                       ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 44715109 ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 100990   ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 1504     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 44715109 ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 100990   ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 1504     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1927  ; 1927 ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; Target                                                              ; Clock                                                               ; Type      ; Status      ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk_ref                                                             ; clk_ref                                                             ; Base      ; Constrained ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_sw    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; gpio_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_sw    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; gpio_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Jun 18 18:00:18 2021
Info: Command: quartus_sta cpuV8 -c chip_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'chip_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_ref clk_ref
    Info (332110): create_generated_clock -source {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 21.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.056               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.885               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.246               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 clk_ref 
    Info (332119):    49.720               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.721               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.643               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.729               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.247               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 clk_ref 
    Info (332119):    49.717               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.722               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.353               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    43.733               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.054               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk_ref 
    Info (332119):    49.732               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.733               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Fri Jun 18 18:00:23 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


