{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672126288274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672126288280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:31:28 2022 " "Processing started: Tue Dec 27 15:31:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672126288280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126288280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126288280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672126288802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672126288803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Checkkeypad.v(12) " "Verilog HDL information at Checkkeypad.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672126298106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkkeypad.v 1 1 " "Found 1 design units, including 1 entities, in source file checkkeypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Checkkeypad " "Found entity 1: Checkkeypad" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mode.v " "Can't analyze file -- file Mode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672126298112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "match.v 1 1 " "Found 1 design units, including 1 entities, in source file match.v" { { "Info" "ISGN_ENTITY_NAME" "1 Match " "Found entity 1: Match" {  } { { "Match.v" "" { Text "C:/intelFPGA_lite/final project/Match.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298119 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SevenDisplay.v(12) " "Verilog HDL information at SevenDisplay.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672126298122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298122 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1672126298125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrix " "Found entity 1: DotMatrix" {  } { { "DotMatrix.v" "" { Text "C:/intelFPGA_lite/final project/DotMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298129 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider.v 2 FrequencyDivider2.v(2) " "Verilog HDL macro warning at FrequencyDivider2.v(2): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider.v\", line 2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider2.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1672126298132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keypadBuf final.v(14) " "Verilog HDL Implicit Net warning at final.v(14): created implicit net for \"keypadBuf\"" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126298133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672126298165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:fd " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:fd\"" {  } { { "final.v" "fd" { Text "C:/intelFPGA_lite/final project/final.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126298167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Checkkeypad Checkkeypad:cp " "Elaborating entity \"Checkkeypad\" for hierarchy \"Checkkeypad:cp\"" {  } { { "final.v" "cp" { Text "C:/intelFPGA_lite/final project/final.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126298169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keypadDelay Checkkeypad.v(10) " "Verilog HDL or VHDL warning at Checkkeypad.v(10): object \"keypadDelay\" assigned a value but never read" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672126298170 "|final|Checkkeypad:cp"}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126298187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672126298187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:md " "Elaborating entity \"Controller\" for hierarchy \"Controller:md\"" {  } { { "final.v" "md" { Text "C:/intelFPGA_lite/final project/final.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126298188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error controller.v(9) " "Verilog HDL or VHDL warning at controller.v(9): object \"error\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state controller.v(13) " "Verilog HDL Always Construct warning at controller.v(13): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(15) " "Verilog HDL Case Statement information at controller.v(15): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(25) " "Verilog HDL Case Statement information at controller.v(25): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q4 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298189 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q2 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q1 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a4 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a3 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a2 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a1 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] controller.v(25) " "Inferred latch for \"a1\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] controller.v(25) " "Inferred latch for \"a1\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] controller.v(25) " "Inferred latch for \"a1\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] controller.v(25) " "Inferred latch for \"a1\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] controller.v(25) " "Inferred latch for \"a2\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] controller.v(25) " "Inferred latch for \"a2\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] controller.v(25) " "Inferred latch for \"a2\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] controller.v(25) " "Inferred latch for \"a2\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] controller.v(25) " "Inferred latch for \"a3\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] controller.v(25) " "Inferred latch for \"a3\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] controller.v(25) " "Inferred latch for \"a3\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] controller.v(25) " "Inferred latch for \"a3\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[0\] controller.v(25) " "Inferred latch for \"a4\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[1\] controller.v(25) " "Inferred latch for \"a4\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[2\] controller.v(25) " "Inferred latch for \"a4\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[3\] controller.v(25) " "Inferred latch for \"a4\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[0\] controller.v(25) " "Inferred latch for \"q1\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[1\] controller.v(25) " "Inferred latch for \"q1\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[2\] controller.v(25) " "Inferred latch for \"q1\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[3\] controller.v(25) " "Inferred latch for \"q1\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[0\] controller.v(25) " "Inferred latch for \"q2\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[1\] controller.v(25) " "Inferred latch for \"q2\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[2\] controller.v(25) " "Inferred latch for \"q2\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[3\] controller.v(25) " "Inferred latch for \"q2\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] controller.v(25) " "Inferred latch for \"q3\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] controller.v(25) " "Inferred latch for \"q3\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] controller.v(25) " "Inferred latch for \"q3\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] controller.v(25) " "Inferred latch for \"q3\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298190 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[0\] controller.v(25) " "Inferred latch for \"q4\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298191 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[1\] controller.v(25) " "Inferred latch for \"q4\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298191 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[2\] controller.v(25) " "Inferred latch for \"q4\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298191 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[3\] controller.v(25) " "Inferred latch for \"q4\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298191 "|final|Controller:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Match Match:mt " "Elaborating entity \"Match\" for hierarchy \"Match:mt\"" {  } { { "final.v" "mt" { Text "C:/intelFPGA_lite/final project/final.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126298192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:sd " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:sd\"" {  } { { "final.v" "sd" { Text "C:/intelFPGA_lite/final project/final.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126298194 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672126298598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[0\] VCC " "Pin \"o1\[0\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[1\] VCC " "Pin \"o1\[1\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[2\] GND " "Pin \"o1\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[3\] GND " "Pin \"o1\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[4\] GND " "Pin \"o1\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[5\] GND " "Pin \"o1\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[6\] GND " "Pin \"o1\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[1\] GND " "Pin \"o2\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[0\] GND " "Pin \"o3\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[1\] GND " "Pin \"o3\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[2\] GND " "Pin \"o3\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[3\] VCC " "Pin \"o3\[3\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[4\] GND " "Pin \"o3\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[5\] GND " "Pin \"o3\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[6\] GND " "Pin \"o3\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[1\] GND " "Pin \"o4\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o5\[1\] GND " "Pin \"o5\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o5\[2\] GND " "Pin \"o5\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o5\[6\] VCC " "Pin \"o5\[6\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126298635 "|final|o5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672126298635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672126298699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/final project/output_files/final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/final project/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126298964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672126299072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126299072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672126299141 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672126299141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672126299141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672126299141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672126299174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:31:39 2022 " "Processing ended: Tue Dec 27 15:31:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672126299174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672126299174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672126299174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126299174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672126300640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672126300646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:31:40 2022 " "Processing started: Tue Dec 27 15:31:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672126300646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672126300646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672126300646 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672126300857 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1672126300858 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1672126300858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672126300992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672126300993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672126301022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672126301084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672126301084 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672126301339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672126301359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672126301568 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672126305306 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672126305386 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672126305386 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672126305386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672126305389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672126305389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672126305390 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672126305390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672126305390 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672126305391 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1672126305964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672126305964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672126305964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672126305967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672126305967 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672126305968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672126305983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672126305984 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672126305984 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672126306035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672126308002 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1672126308248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672126310339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672126312381 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672126313868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672126313869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672126314830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/final project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672126317029 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672126317029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1672126318705 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1672126318705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672126318708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1672126320193 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672126320203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672126320594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672126320594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672126321664 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672126324767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/final project/output_files/final.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/final project/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672126324988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6458 " "Peak virtual memory: 6458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672126325645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:32:05 2022 " "Processing ended: Tue Dec 27 15:32:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672126325645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672126325645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672126325645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672126325645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672126326817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672126326822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:32:06 2022 " "Processing started: Tue Dec 27 15:32:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672126326822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672126326822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672126326822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1672126327556 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1672126329891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672126330082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:32:10 2022 " "Processing ended: Tue Dec 27 15:32:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672126330082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672126330082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672126330082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672126330082 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672126330802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672126331378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672126331384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:32:11 2022 " "Processing started: Tue Dec 27 15:32:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672126331384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672126331384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672126331384 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672126331508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672126332226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672126332226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126332266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126332266 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1672126332564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672126332587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126332587 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider:fd\|clk_div FrequencyDivider:fd\|clk_div " "create_clock -period 1.000 -name FrequencyDivider:fd\|clk_div FrequencyDivider:fd\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672126332588 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672126332588 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digit\[0\] digit\[0\] " "create_clock -period 1.000 -name digit\[0\] digit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672126332588 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672126332588 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672126332589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672126332590 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672126332591 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672126332599 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672126332613 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672126332613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.384 " "Worst-case setup slack is -5.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.384            -125.890 clk  " "   -5.384            -125.890 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084             -23.082 digit\[0\]  " "   -3.084             -23.082 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.103             -13.039 FrequencyDivider:fd\|clk_div  " "   -2.103             -13.039 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126332615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 digit\[0\]  " "    0.440               0.000 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 clk  " "    0.442               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 FrequencyDivider:fd\|clk_div  " "    0.553               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126332617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126332625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126332631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.104 clk  " "   -0.538             -33.104 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.908 FrequencyDivider:fd\|clk_div  " "   -0.538              -6.908 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 digit\[0\]  " "    0.230               0.000 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126332635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126332635 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672126332657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672126332722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672126334209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672126334312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672126334316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672126334316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.454 " "Worst-case setup slack is -5.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.454            -126.274 clk  " "   -5.454            -126.274 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.933             -22.130 digit\[0\]  " "   -2.933             -22.130 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183             -12.956 FrequencyDivider:fd\|clk_div  " "   -2.183             -12.956 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126334318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 digit\[0\]  " "    0.178               0.000 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clk  " "    0.449               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 FrequencyDivider:fd\|clk_div  " "    0.586               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126334320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126334323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126334325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -34.177 clk  " "   -0.538             -34.177 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.760 FrequencyDivider:fd\|clk_div  " "   -0.538              -6.760 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 digit\[0\]  " "    0.251               0.000 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126334327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126334327 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672126334334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672126334562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672126335233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672126335304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672126335305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672126335305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.919 " "Worst-case setup slack is -2.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.919             -44.245 clk  " "   -2.919             -44.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623             -11.392 digit\[0\]  " "   -1.623             -11.392 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669              -4.022 FrequencyDivider:fd\|clk_div  " "   -0.669              -4.022 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126335307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 FrequencyDivider:fd\|clk_div  " "    0.165               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 digit\[0\]  " "    0.255               0.000 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126335311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126335314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126335317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.320 " "Worst-case minimum pulse width slack is -0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -4.054 clk  " "   -0.320              -4.054 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 digit\[0\]  " "   -0.018              -0.018 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.032 FrequencyDivider:fd\|clk_div  " "   -0.005              -0.032 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126335319 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672126335328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672126335478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672126335479 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672126335479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.641 " "Worst-case setup slack is -2.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641             -38.440 clk  " "   -2.641             -38.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273              -8.929 digit\[0\]  " "   -1.273              -8.929 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -3.360 FrequencyDivider:fd\|clk_div  " "   -0.596              -3.360 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126335482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 digit\[0\]  " "    0.090               0.000 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 FrequencyDivider:fd\|clk_div  " "    0.151               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk  " "    0.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126335484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126335487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672126335489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.330 " "Worst-case minimum pulse width slack is -0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330              -4.218 clk  " "   -0.330              -4.218 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 digit\[0\]  " "   -0.007              -0.007 digit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 FrequencyDivider:fd\|clk_div  " "    0.037               0.000 FrequencyDivider:fd\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672126335491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672126335491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672126336963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672126336964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672126337012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:32:17 2022 " "Processing ended: Tue Dec 27 15:32:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672126337012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672126337012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672126337012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672126337012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1672126338121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672126338126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:32:18 2022 " "Processing started: Tue Dec 27 15:32:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672126338126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672126338126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1672126338126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1672126339102 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1672126339131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo C:/intelFPGA_lite/final project/simulation/modelsim/ simulation " "Generated file final.vo in folder \"C:/intelFPGA_lite/final project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1672126339256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672126339302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:32:19 2022 " "Processing ended: Tue Dec 27 15:32:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672126339302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672126339302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672126339302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672126339302 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1672126340017 ""}
