# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 499.5 0.000128 2048 0.1 1930 79872 33.5112 14.5044 379.589 417.814 845.588 845.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 499.5 0.000128 2048 0.1 1930 79488 33.6414 14.4321 436.226 417.437 901.909 902.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 499.5 0.000128 2048 0.1 1930 79360 33.6829 14.3708 453.95 419.199 921.366 921.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 499.5 0.000128 2048 0.1 1930 78336 33.5382 14.3323 418.029 416.517 882.584 882.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 499.5 0.000128 2048 0.1 1930 78400 33.7492 14.3811 423.528 417.053 888.896 889.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 499.5 0.000128 2048 0.1 1930 78848 33.6969 14.3831 438.616 419.018 905.88 906.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 499.5 0.000128 2048 0.1 1930 78720 33.705 14.551 437.793 417.593 903.813 903.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 499.5 0.000128 2048 0.1 1930 79872 33.485 14.3618 429.595 418.042 895.647 895.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 499.5 0.000128 2048 0.1 1930 76800 33.4118 14.3118 416.995 412.727 877.609 877.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 499.5 0.000128 2048 0.1 1930 76800 33.5178 14.3659 446.8 412.652 907.496 907.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 499.5 0.000128 2048 0.1 1930 77824 33.8246 14.4739 531.596 418.673 998.733 998.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 499.5 0.000128 2048 0.1 1935 80384 33.5142 14.7 376.932 419.096 844.407 844.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 499.5 0.000128 2048 0.1 1935 80000 33.7307 14.4558 376.915 419.104 844.369 844.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 499.5 0.000128 2048 0.1 1935 79872 33.5938 14.4191 376.09 418.846 843.113 843.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 499.5 0.000128 2048 0.1 1935 79744 33.6805 14.3794 384.363 418.526 851.114 851.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 499.5 0.000128 2048 0.1 1935 79872 33.486 14.3664 392.943 418.162 859.123 859.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 499.5 0.000128 2048 0.1 1935 79488 33.597 14.377 445.59 417.498 911.231 911.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 499.5 0.000128 2048 0.1 1935 79360 33.6695 14.3823 436.321 419.579 904.112 904.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 499.5 0.000128 2048 0.1 1935 78336 33.5089 14.377 459.488 416.918 924.457 924.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 499.5 0.000128 2048 0.1 1935 78400 33.7249 14.3811 455.044 416.761 920.081 920.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 499.5 0.000128 2048 0.1 1935 78848 33.6801 14.3759 461.379 418.965 928.571 928.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 499.5 0.000128 2048 0.1 1935 78720 33.7053 14.3811 451.11 417.485 916.842 916.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 499.5 0.000128 2048 0.1 1935 79872 33.4896 14.342 438.923 418.37 905.29 905.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 499.5 0.000128 2048 0.1 1935 76800 33.4142 14.4364 495.898 412.66 956.573 956.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 499.5 0.000128 2048 0.1 1935 76800 33.5348 14.3232 496.216 413.069 957.306 957.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 499.5 0.000128 2048 0.1 1935 77824 33.841 14.3457 459.006 418.237 925.596 925.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 499.5 0.000128 2048 0.1 1940 78848 33.7284 14.5025 351.009 419.437 818.838 818.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 499.5 0.000128 2048 0.1 1940 78720 33.8818 14.4081 394.511 419.464 862.429 862.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 499.5 0.000128 2048 0.1 1940 78336 33.7821 14.4367 365.642 418.851 832.884 833.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 499.5 0.000128 2048 0.1 1940 78848 33.7719 14.4246 375.507 418.529 842.404 842.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 499.5 0.000128 2048 0.1 1940 77824 33.8036 14.3501 372.077 417.812 838.209 838.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 499.5 0.000128 2048 0.1 1940 78336 33.7221 14.4845 464.882 417.744 930.995 931.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 499.5 0.000128 2048 0.1 1940 76032 33.7377 14.2999 315.184 414.548 777.935 778.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 499.5 0.000128 2048 0.1 1940 78080 33.9028 14.3699 444.09 419.623 912.148 912.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 499.5 0.000128 2048 0.1 1940 74240 33.8223 14.3098 296.733 412.679 757.713 757.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 499.5 0.000128 2048 0.1 1940 76800 33.7953 14.336 408.705 416.437 873.445 873.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 499.5 0.000128 2048 0.1 1940 73728 33.9217 14.5109 282.449 412.665 743.712 743.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 499.5 0.000128 2048 0.1 1940 76800 33.9589 14.3846 429.25 416.76 894.515 894.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 499.5 0.000128 2048 0.1 1940 73600 34.0556 14.3667 290.78 413.026 752.395 752.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 499.5 0.000128 2048 0.1 1940 78848 33.6688 14.3663 564.752 419.024 1031.98 1032.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 499.5 0.000128 2048 0.1 1940 75264 33.8055 14.3084 349.39 414.42 812.086 812.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 499.5 0.000128 2048 0.1 1940 76800 34.0579 14.5345 524.831 417.669 991.261 991.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 499.5 0.000128 2048 0.1 1940 72960 34.026 14.3586 338.902 412.771 800.217 800.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 499.5 0.000128 2048 0.1 1940 77824 33.7819 14.3874 515.824 418.375 982.531 982.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 499.5 0.000128 2048 0.1 1940 77824 33.8489 14.4978 348.682 418.669 815.86 815.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 499.5 0.000128 2048 0.1 1940 73728 33.9125 14.2999 426.465 412.566 887.405 887.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 499.5 0.000128 2048 0.1 1940 73728 33.9524 14.3147 300.915 413.572 762.913 763.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 499.5 0.000128 2048 0.1 1940 73600 34.0247 14.3605 443.791 412.607 904.945 905.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 499.5 0.000128 2048 0.1 1940 70400 34.5766 14.2914 301.536 413.234 763.812 763.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 499.5 0.000128 2048 0.1 1944 78848 33.704 14.3759 348.462 419.033 815.733 815.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 499.5 0.000128 2048 0.1 1944 78720 33.8733 14.4068 368.968 419.464 836.881 837.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 499.5 0.000128 2048 0.1 1944 78336 33.7731 14.5119 363.133 418.849 830.433 830.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 499.5 0.000128 2048 0.1 1944 76800 33.7742 14.3306 228.136 416.474 692.883 693.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 499.5 0.000128 2048 0.1 1944 78848 33.7496 14.4712 421.09 418.369 887.842 887.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 499.5 0.000128 2048 0.1 1944 78848 33.6809 14.3912 266.743 418.915 733.899 734.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 499.5 0.000128 2048 0.1 1944 77824 33.7654 14.3683 400.524 418.107 866.927 867.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 499.5 0.000128 2048 0.1 1944 77824 33.798 14.469 264.594 418.319 731.353 731.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 499.5 0.000128 2048 0.1 1944 78336 33.7408 14.4572 444.983 417.478 910.822 910.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 499.5 0.000128 2048 0.1 1944 76032 33.7497 14.3294 302.501 414.982 765.728 765.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 499.5 0.000128 2048 0.1 1944 78080 33.9093 14.3821 419.594 419.21 887.261 887.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 499.5 0.000128 2048 0.1 1944 74240 33.8406 14.4525 287.835 412.872 749.158 749.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 499.5 0.000128 2048 0.1 1944 76800 33.7746 14.3319 534.503 416.819 999.598 999.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 499.5 0.000128 2048 0.1 1944 73728 33.9072 14.3544 325.071 412.947 786.443 786.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 499.5 0.000128 2048 0.1 1944 76800 33.9591 14.3883 523.957 417.004 989.472 989.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 499.5 0.000128 2048 0.1 1944 73600 34.0524 14.3184 341.273 413.178 802.99 803.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 499.5 0.000128 2048 0.1 1944 78848 33.6661 14.3688 527.619 418.686 994.506 994.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 499.5 0.000128 2048 0.1 1944 75264 33.8017 14.3642 333.642 414.153 796.131 796.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 499.5 0.000128 2048 0.1 1944 76800 34.0556 14.4729 499.006 417.671 965.367 965.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 499.5 0.000128 2048 0.1 1944 72960 34.0388 14.2981 308.077 413.087 769.663 769.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 499.5 0.000128 2048 0.1 1944 77824 33.7725 14.3618 484.126 418.042 950.466 950.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 499.5 0.000128 2048 0.1 1944 77824 33.8427 14.3853 323.814 418.383 790.59 790.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 499.5 0.000128 2048 0.1 1925 80384 33.509 14.3606 398.343 419.158 865.537 865.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 499.5 0.000128 2048 0.1 1925 80000 33.7424 14.3835 357.057 419.429 824.78 824.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 499.5 0.000128 2048 0.1 1925 79360 33.666 14.4781 229.143 419.287 696.738 696.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 499.5 0.000128 2048 0.1 1925 79872 33.5749 14.3953 379.748 418.524 846.408 846.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 499.5 0.000128 2048 0.1 1925 78336 33.5189 14.5069 238.695 416.911 703.787 703.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 499.5 0.000128 2048 0.1 1925 79744 33.6587 14.4261 404.778 418.361 871.388 871.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 499.5 0.000128 2048 0.1 1925 78848 33.6841 14.4024 254.366 419.016 721.632 721.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 499.5 0.000128 2048 0.1 1925 79872 33.4559 14.5153 423.738 417.864 889.732 889.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 499.5 0.000128 2048 0.1 1925 79872 33.4852 14.3688 279.57 417.964 745.551 745.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 499.5 0.000128 2048 0.1 1925 79488 33.6055 14.422 446.11 417.882 912.179 912.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 499.5 0.000128 2048 0.1 1925 78336 33.3784 14.3053 317.189 414.517 779.555 779.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 499.5 0.000128 2048 0.1 1925 79360 33.6667 14.4204 434.181 423.244 905.679 905.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 499.5 0.000128 2048 0.1 1925 76800 33.3914 14.4771 296.821 412.576 757.437 757.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 499.5 0.000128 2048 0.1 1925 78336 33.5207 14.4732 524.514 416.511 989.188 989.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 499.5 0.000128 2048 0.1 1925 76800 33.4156 14.287 343.607 413.051 804.521 804.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 499.5 0.000128 2048 0.1 1925 78400 33.724 14.4836 523.687 416.7 988.762 988.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 499.5 0.000128 2048 0.1 1925 76800 33.5549 14.5203 347.412 412.973 808.632 808.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 499.5 0.000128 2048 0.1 1925 78848 33.6651 14.4159 511.996 418.683 978.924 979.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 499.5 0.000128 2048 0.1 1925 75264 33.7971 14.4293 323.025 414.106 785.529 785.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 499.5 0.000128 2048 0.1 1925 78720 33.7133 14.379 495.235 417.607 961.103 961.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 499.5 0.000128 2048 0.1 1925 76800 33.4338 14.2816 318.815 413.181 779.876 780.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 499.5 0.000128 2048 0.1 1925 79872 33.4918 14.3622 482.271 418.334 948.622 948.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 499.5 0.000128 2048 0.1 1925 77824 33.837 14.3524 328.634 418.665 795.655 795.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 499.5 0.000128 2048 0.1 1952 77312 34.0269 14.3584 341.825 419.076 809.457 809.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 499.5 0.000128 2048 0.1 1952 76800 33.9636 14.4036 218.754 417.81 685.097 685.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 499.5 0.000128 2048 0.1 1952 77440 34.1568 14.4378 350.552 419.513 818.829 818.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 499.5 0.000128 2048 0.1 1952 76800 34.1407 14.3746 222.234 419.411 690.326 690.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 499.5 0.000128 2048 0.1 1952 76800 34.0465 14.5306 377.463 418.441 844.651 844.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 499.5 0.000128 2048 0.1 1952 75264 33.9998 14.5347 237.604 416.814 703.113 703.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 499.5 0.000128 2048 0.1 1952 77056 34.1134 14.3815 373.005 418.359 840.023 840.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 499.5 0.000128 2048 0.1 1952 77056 33.9841 14.3626 237.14 418.93 704.581 704.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 499.5 0.000128 2048 0.1 1952 75264 34.3514 14.4529 190.953 418.783 658.702 658.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 499.5 0.000128 2048 0.1 1952 76800 33.9484 14.4222 374.279 418.16 840.974 841.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 499.5 0.000128 2048 0.1 1952 75776 34.1372 14.3588 247.829 417.939 714.432 714.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 499.5 0.000128 2048 0.1 1952 73728 33.9151 14.338 200.973 412.652 662.04 662.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 499.5 0.000128 2048 0.1 1952 76032 34.1516 14.4604 534.635 417.539 1000.95 1001.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 499.5 0.000128 2048 0.1 1952 73728 34.118 14.3109 324.316 414.658 787.568 787.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 499.5 0.000128 2048 0.1 1952 76032 34.1745 14.4548 275.241 417.917 741.953 742.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 499.5 0.000128 2048 0.1 1952 76800 34.153 14.3765 501.579 419.215 969.493 969.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 499.5 0.000128 2048 0.1 1952 74240 33.8328 14.3191 328.789 412.566 789.671 789.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 499.5 0.000128 2048 0.1 1952 72960 34.0271 14.3112 268.821 412.844 730.17 730.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 499.5 0.000128 2048 0.1 1952 75264 34.0041 14.3449 466.943 416.515 931.979 932.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 499.5 0.000128 2048 0.1 1952 73728 33.9324 14.465 295.981 413.05 757.59 757.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 499.5 0.000128 2048 0.1 1952 69120 34.3035 14.2132 244.435 408.864 701.981 702.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 499.5 0.000128 2048 0.1 1952 75200 34.2291 14.4404 460.64 417.094 926.573 926.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 499.5 0.000128 2048 0.1 1952 73600 34.0462 14.3176 309.673 412.563 770.772 770.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 499.5 0.000128 2048 0.1 1952 72000 34.3867 14.3135 254.192 413.006 716.066 716.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 499.5 0.000128 2048 0.1 1952 77056 33.9927 14.3872 454.399 418.932 921.88 922.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 499.5 0.000128 2048 0.1 1952 75264 33.8016 14.3947 309.003 414.08 771.444 771.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 499.5 0.000128 2048 0.1 1952 75264 34.3531 14.3707 257.652 419.222 725.766 725.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 499.5 0.000128 2048 0.1 1952 76800 34.0491 14.4815 445.556 417.92 912.173 912.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 499.5 0.000128 2048 0.1 1952 72960 34.0374 14.3542 305.772 412.785 767.113 767.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 499.5 0.000128 2048 0.1 1952 74880 34.4049 14.4001 258.133 418.593 725.701 725.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 499.5 0.000128 2048 0.1 1952 75776 34.1272 14.3483 444.011 418.325 910.979 911.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 499.5 0.000128 2048 0.1 1952 73728 34.5387 14.3453 293.266 418.301 760.619 760.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 499.5 0.000128 2048 0.1 1952 73728 33.9524 14.278 262.651 413.171 724.222 724.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 499.5 0.000128 2048 0.1 1960 77312 33.9862 14.4259 346.419 419.475 814.467 814.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 499.5 0.000128 2048 0.1 1960 76800 33.9489 14.3953 220.651 417.746 686.906 687.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 499.5 0.000128 2048 0.1 1960 77440 34.1193 14.3855 396.844 419.51 865.025 865.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 499.5 0.000128 2048 0.1 1960 76800 34.1463 14.3871 249.98 419.574 718.254 718.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 499.5 0.000128 2048 0.1 1960 76800 34.0517 14.3795 205.323 417.62 671.535 671.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 499.5 0.000128 2048 0.1 1960 76800 34.0494 14.3899 360.557 418.512 827.688 827.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 499.5 0.000128 2048 0.1 1960 75264 34.0205 14.3548 233.209 416.82 698.575 698.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 499.5 0.000128 2048 0.1 1960 73728 34.1009 14.3009 186.584 414.637 649.789 649.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 499.5 0.000128 2048 0.1 1960 77056 34.0846 14.5326 521.704 418.449 988.936 989.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 499.5 0.000128 2048 0.1 1960 77056 34.012 14.4786 328.783 418.967 796.41 796.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 499.5 0.000128 2048 0.1 1960 75264 34.358 14.3827 260.566 419.072 728.543 728.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 499.5 0.000128 2048 0.1 1960 76800 33.9547 14.3483 484.623 418.101 951.196 951.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 499.5 0.000128 2048 0.1 1960 75776 34.1444 14.3708 303.269 418.035 769.993 770.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 499.5 0.000128 2048 0.1 1960 73728 33.9016 14.2999 240.689 413.039 702.09 702.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 499.5 0.000128 2048 0.1 1960 76032 34.1619 14.525 491.363 417.842 958.06 958.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 499.5 0.000128 2048 0.1 1960 73728 34.1066 14.334 312.114 414.487 775.207 775.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 499.5 0.000128 2048 0.1 1960 76032 34.166 14.4123 283.46 418.257 750.462 750.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 499.5 0.000128 2048 0.1 1960 69120 34.3036 14.2581 227.658 408.852 685.236 685.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 499.5 0.000128 2048 0.1 1960 76800 34.1474 14.379 467.298 419.571 935.562 935.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 499.5 0.000128 2048 0.1 1960 74240 33.8302 14.2872 305.259 412.567 766.115 766.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 499.5 0.000128 2048 0.1 1960 72960 34.0188 14.5224 252.712 413.176 714.595 714.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 499.5 0.000128 2048 0.1 1960 71680 34.3275 14.3008 243.604 413.012 705.406 705.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 499.5 0.000128 2048 0.1 1960 75264 34.0155 14.338 430.874 416.915 896.321 896.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 499.5 0.000128 2048 0.1 1960 73728 33.9276 14.3684 300.581 412.996 762.036 762.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 499.5 0.000128 2048 0.1 1960 69120 34.3094 14.2746 232.627 409.187 690.563 690.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 499.5 0.000128 2048 0.1 1960 73728 33.9629 14.3135 235.876 413.567 697.882 698.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 499.5 0.000128 2048 0.1 1960 75200 34.2469 14.405 445.501 417.091 911.41 911.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 499.5 0.000128 2048 0.1 1960 73600 34.0389 14.3305 299.459 413.066 761.058 761.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 499.5 0.000128 2048 0.1 1960 72000 34.3912 14.3553 251.078 413.007 712.987 713.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 499.5 0.000128 2048 0.1 1960 70400 34.5614 14.2967 229.332 413.602 691.951 692.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 499.5 0.000128 2048 0.1 1968 77824 33.8674 14.4814 380.377 419.102 847.99 848.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 499.5 0.000128 2048 0.1 1968 76800 33.9613 14.4444 242.541 417.808 708.919 709.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 499.5 0.000128 2048 0.1 1968 76800 33.7458 14.3317 201.198 416.868 666.306 666.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 499.5 0.000128 2048 0.1 1968 77440 34.1067 14.3919 365.134 419.094 832.891 833.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 499.5 0.000128 2048 0.1 1968 76800 34.1521 14.3811 239.319 419.219 707.234 707.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 499.5 0.000128 2048 0.1 1968 76800 34.0322 14.481 194.297 417.516 660.492 660.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 499.5 0.000128 2048 0.1 1968 77568 33.9047 14.379 514.104 418.355 980.907 981.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 499.5 0.000128 2048 0.1 1968 76800 33.7916 14.3515 320.714 416.564 785.584 785.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 499.5 0.000128 2048 0.1 1968 76032 33.7338 14.3218 255.279 414.502 718.002 718.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 499.5 0.000128 2048 0.1 1968 73728 33.8905 14.2807 209.873 412.999 671.209 671.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 499.5 0.000128 2048 0.1 1968 77056 34.0803 14.4022 473.131 418.826 940.611 940.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 499.5 0.000128 2048 0.1 1968 77056 33.9887 14.3896 298.461 418.974 765.974 766.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 499.5 0.000128 2048 0.1 1968 75264 34.3578 14.3811 239.457 418.684 707.04 707.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 499.5 0.000128 2048 0.1 1968 75264 33.8004 14.3029 216.454 414.11 678.831 678.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 499.5 0.000128 2048 0.1 1968 76800 33.958 14.3564 454.652 417.764 920.899 921.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 499.5 0.000128 2048 0.1 1968 75776 34.1387 14.3479 290.929 417.97 757.562 757.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 499.5 0.000128 2048 0.1 1968 73728 33.904 14.5091 236.585 413.045 698.203 698.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 499.5 0.000128 2048 0.1 1968 73728 34.5121 14.3555 209.775 418.62 677.433 677.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 499.5 0.000128 2048 0.1 1968 77184 33.9517 14.4773 447.5 417.823 913.917 914.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 499.5 0.000128 2048 0.1 1968 76032 33.7438 14.3115 309.758 414.576 772.563 772.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 499.5 0.000128 2048 0.1 1968 76032 34.1631 14.4527 261.491 418.267 728.533 728.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 499.5 0.000128 2048 0.1 1968 73728 33.5451 14.2131 253.71 409.178 710.813 710.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 499.5 0.000128 2048 0.1 1968 76800 34.1345 14.3647 442.887 419.633 911.178 911.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 499.5 0.000128 2048 0.1 1968 74240 33.8199 14.3282 306.064 412.578 766.952 767.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 499.5 0.000128 2048 0.1 1968 72960 34.0058 14.2913 249.792 413.17 711.422 711.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 499.5 0.000128 2048 0.1 1968 71680 34.3171 14.37 230.723 413.394 692.967 693.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 499.5 0.000128 2048 0.1 1950 77312 33.986 14.4254 394.385 419.453 862.411 862.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 499.5 0.000128 2048 0.1 1950 76800 33.9432 14.3782 249.711 418.16 716.352 716.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 499.5 0.000128 2048 0.1 1950 75264 33.9959 14.4568 201.229 416.529 666.375 666.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 499.5 0.000128 2048 0.1 1950 76800 34.2106 14.393 364.438 419.424 832.626 832.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 499.5 0.000128 2048 0.1 1950 76800 34.1414 14.3893 234.897 419.277 702.873 703.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 499.5 0.000128 2048 0.1 1950 74880 34.2838 14.374 190.847 417.551 657.215 657.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 499.5 0.000128 2048 0.1 1950 74240 33.8024 14.2989 163.416 412.57 624.249 624.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 499.5 0.000128 2048 0.1 1950 76800 34.017 14.4568 499.724 418.754 967.113 967.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 499.5 0.000128 2048 0.1 1950 75264 34.0112 14.3917 305.759 416.517 770.844 770.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 499.5 0.000128 2048 0.1 1950 73728 34.1075 14.3153 243.535 414.578 706.698 706.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 499.5 0.000128 2048 0.1 1950 73728 33.8915 14.3359 207.467 412.554 668.416 668.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 499.5 0.000128 2048 0.1 1950 77056 34.0781 14.3811 459.831 418.635 927.092 927.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 499.5 0.000128 2048 0.1 1950 77056 34.0025 14.3913 291.555 419.012 759.123 759.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 499.5 0.000128 2048 0.1 1950 75264 34.3684 14.4384 233.579 419.15 701.693 701.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 499.5 0.000128 2048 0.1 1950 75264 33.7944 14.3307 212.026 414.473 674.792 674.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 499.5 0.000128 2048 0.1 1950 76800 33.9403 14.3579 454.973 418.051 921.486 921.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 499.5 0.000128 2048 0.1 1950 75776 34.1315 14.3544 291.731 418.287 758.667 758.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 499.5 0.000128 2048 0.1 1950 73728 33.8983 14.4404 240.035 412.666 701.203 701.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 499.5 0.000128 2048 0.1 1950 73728 34.5171 14.3574 211.696 418.66 679.386 679.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 499.5 0.000128 2048 0.1 1950 76032 34.1635 14.4077 461.375 417.834 927.949 928.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 499.5 0.000128 2048 0.1 1950 73728 34.1001 14.3198 317.925 414.592 781.099 781.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 499.5 0.000128 2048 0.1 1950 76032 34.1887 14.3749 270.238 417.933 736.901 737.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 499.5 0.000128 2048 0.1 1950 69120 34.3062 14.2209 235.897 409.087 693.675 693.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 499.5 0.000128 2048 0.1 1950 74880 34.4288 14.3993 233.074 418.158 700.224 700.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 499.5 0.000128 2048 0.1 1950 76800 34.1476 14.4044 450.14 419.28 918.134 918.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 499.5 0.000128 2048 0.1 1950 74240 33.8315 14.2843 302.981 412.87 764.129 764.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 499.5 0.000128 2048 0.1 1950 72960 34.014 14.3135 251.168 412.852 712.513 712.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 499.5 0.000128 2048 0.1 1950 71680 34.3102 14.3585 228.416 413.074 690.32 690.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 499.5 0.000128 2048 0.1 1950 70400 34.549 14.295 215.745 413.204 677.958 678.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 499.5 0.000128 2048 0.1 1980 76288 34.128 14.3483 359.352 423.197 831.189 831.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 499.5 0.000128 2048 0.1 1980 75776 34.0736 14.3828 235.584 417.82 702.027 702.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 499.5 0.000128 2048 0.1 1980 75264 33.9846 14.3437 188.979 416.903 654.375 654.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 499.5 0.000128 2048 0.1 1980 75776 34.1217 14.3892 165.918 417.98 632.572 632.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 499.5 0.000128 2048 0.1 1980 76160 34.2917 14.3761 499.143 419.114 967.089 967.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 499.5 0.000128 2048 0.1 1980 75520 34.3069 14.3708 309.975 419.224 778.046 778.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 499.5 0.000128 2048 0.1 1980 74880 34.3094 14.3954 249.226 417.994 716.087 716.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 499.5 0.000128 2048 0.1 1980 71680 34.2318 14.2971 202.115 412.571 663.38 663.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 499.5 0.000128 2048 0.1 1980 76032 34.1365 14.3729 456.23 418.456 923.357 923.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 499.5 0.000128 2048 0.1 1980 75264 34.016 14.3658 284.617 416.919 750.083 750.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 499.5 0.000128 2048 0.1 1980 73728 34.1035 14.3181 229.25 414.576 692.409 692.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 499.5 0.000128 2048 0.1 1980 73728 33.9014 14.4289 207.496 413.038 669.031 669.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 499.5 0.000128 2048 0.1 1980 72960 34.0219 14.4732 176.823 412.682 638.165 638.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 499.5 0.000128 2048 0.1 1980 76160 34.2154 14.4159 436.556 422.491 907.841 907.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 499.5 0.000128 2048 0.1 1980 75264 34.2723 14.3948 277.318 418.513 744.657 744.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 499.5 0.000128 2048 0.1 1980 75264 34.3532 14.4486 230.132 419.172 698.266 698.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 499.5 0.000128 2048 0.1 1980 71680 34.3832 14.4634 192.807 414.467 656.287 656.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 499.5 0.000128 2048 0.1 1980 71680 34.0442 14.2471 172.123 409.831 630.414 630.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 499.5 0.000128 2048 0.1 1980 75776 34.091 14.3752 411.81 418.202 878.638 878.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 499.5 0.000128 2048 0.1 1980 75776 34.1138 14.4833 280.333 418.38 747.476 747.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 499.5 0.000128 2048 0.1 1980 73728 33.9188 14.3049 227.468 412.989 688.844 688.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 499.5 0.000128 2048 0.1 1980 73728 34.5204 14.3462 209.168 418.666 676.863 676.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 499.5 0.000128 2048 0.1 1980 71680 34.3073 14.2735 187.386 412.9 649.035 649.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 499.5 0.000128 2048 0.1 1984 74752 34.3614 14.4235 351.705 419.491 820.148 820.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 499.5 0.000128 2048 0.1 1984 73728 34.4707 14.5121 223.515 418.211 690.875 691.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 499.5 0.000128 2048 0.1 1984 73728 34.2738 14.3525 183.724 416.513 649.026 649.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 499.5 0.000128 2048 0.1 1984 73728 34.4912 14.3442 159.687 417.895 626.583 626.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 499.5 0.000128 2048 0.1 1984 74240 34.6301 14.3839 474.173 419.116 942.471 942.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 499.5 0.000128 2048 0.1 1984 74240 34.5677 14.3892 290.595 419.286 759.012 759.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 499.5 0.000128 2048 0.1 1984 72960 34.6902 14.3804 235.651 417.667 702.554 702.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 499.5 0.000128 2048 0.1 1984 71680 34.2124 14.2889 199.113 412.634 660.414 660.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 499.5 0.000128 2048 0.1 1984 70400 34.6143 14.3667 178.877 413.068 641.094 641.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 499.5 0.000128 2048 0.1 1984 74496 34.4116 14.5859 436.813 418.841 904.82 904.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 499.5 0.000128 2048 0.1 1984 73728 34.2767 14.3841 270.296 416.91 736.029 736.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 499.5 0.000128 2048 0.1 1984 71424 34.4931 14.3073 215.218 414.928 679.116 679.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 499.5 0.000128 2048 0.1 1984 70656 34.4749 14.3014 191.913 413.048 653.903 654.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 499.5 0.000128 2048 0.1 1984 69120 34.6702 14.3099 163.438 413.087 625.674 625.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 499.5 0.000128 2048 0.1 1984 74368 34.5255 14.4593 412.856 418.762 880.766 880.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 499.5 0.000128 2048 0.1 1984 73472 34.6034 14.3688 256.762 419.002 724.896 725.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 499.5 0.000128 2048 0.1 1984 72576 34.754 14.3852 215.683 418.765 683.749 683.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 499.5 0.000128 2048 0.1 1984 71680 34.389 14.3197 187.889 414.18 650.939 651.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 499.5 0.000128 2048 0.1 1984 67200 34.7825 14.2336 156.674 409.526 615.377 615.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 499.5 0.000128 2048 0.1 1984 73728 34.474 14.3542 401.293 418.197 868.482 868.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 499.5 0.000128 2048 0.1 1984 73728 34.5045 14.3647 269.248 418.036 736.316 736.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 499.5 0.000128 2048 0.1 1984 70656 34.4803 14.349 214.606 413.048 676.649 676.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 499.5 0.000128 2048 0.1 1984 73728 34.5168 14.3773 206.027 418.208 673.296 673.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 499.5 0.000128 2048 0.1 1984 71680 34.306 14.3217 185.672 413.012 647.473 647.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 499.5 0.000128 2048 0.1 1984 67584 34.8582 14.3322 165.948 413.512 628.812 628.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 499.5 0.000128 2048 0.1 2048 74496 34.5302 14.3872 528.298 419.048 996.435 996.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 499.5 0.000128 2048 0.1 2048 74240 34.5117 14.3852 401.072 419.056 869.198 869.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 499.5 0.000128 2048 0.1 2048 73728 34.4874 14.4148 258.161 418.154 725.381 725.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 499.5 0.000128 2048 0.1 2048 72192 34.5488 14.5952 206.578 416.906 672.789 672.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 499.5 0.000128 2048 0.1 2048 73728 34.5036 14.3498 187.941 418.359 655.32 655.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 499.5 0.000128 2048 0.1 2048 71680 34.2217 14.2933 168.265 412.625 629.57 629.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 499.5 0.000128 2048 0.1 2048 70656 34.4825 14.3452 154.523 412.999 616.517 616.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 499.5 0.000128 2048 0.1 2048 71680 34.4073 14.2973 149.324 414.179 612.376 612.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 499.5 0.000128 2048 0.1 2048 73728 34.5321 14.3791 143.064 418.377 610.514 610.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 499.5 0.000128 2048 0.1 1980 71680 34.4549 14.4958 447.575 414.05 910.747 910.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 499.5 0.000128 2048 0.1 1984 71680 34.3925 14.4094 129.925 414.11 592.999 593.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 499.5 0.000128 2048 0.1 1950 71680 34.017 14.3559 134.317 409.813 592.664 592.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 499.5 0.000128 2048 0.1 1968 71680 34.1006 14.2498 464.665 409.459 922.64 922.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 499.5 0.000128 2048 0.1 1952 75776 34.1948 14.377 475.728 417.905 942.369 942.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 499.5 0.000128 2048 0.1 1952 69120 34.6755 14.3234 220.077 413.326 682.57 682.712
