#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar  7 14:34:39 2025
# Process ID         : 26936
# Current directory  : D:/ee102_lab4/final_lab4
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9808 D:\ee102_lab4\final_lab4\burak_lab4.xpr
# Log file           : D:/ee102_lab4/final_lab4/vivado.log
# Journal file       : D:/ee102_lab4/final_lab4\vivado.jou
# Running On         : LAPTOP-T4A93B1T
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16945 MB
# Swap memory        : 4284 MB
# Total Virtual      : 21229 MB
# Available Virtual  : 4153 MB
#-----------------------------------------------------------
start_gui
open_project D:/ee102_lab4/final_lab4/burak_lab4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/EE103/Desktop/Kipdemir/burak_lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'burak_lab4.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2024.2/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ALU_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ee102_lab4/final_lab4/burak_lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ee102_lab4/final_lab4/burak_lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Logic_Opeartions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Logic_Operations'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ripple_Carry_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Shift_Operations.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Shift_Operations'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Substractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Subtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/final_lab4/burak_lab4.srcs/sim_1/new/ALU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ee102_lab4/final_lab4/burak_lab4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.Ripple_Carry_Adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Subtractor [subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.Logic_Operations [logic_operations_default]
Compiling architecture behavioral of entity xil_defaultlib.Shift_Operations [shift_operations_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture testbench of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ee102_lab4/final_lab4/burak_lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.492 ; gain = 26.168
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ee102_lab4/final_lab4/burak_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar  7 14:53:53 2025] Launched synth_1...
Run output will be captured here: D:/ee102_lab4/final_lab4/burak_lab4.runs/synth_1/runme.log
[Fri Mar  7 14:53:53 2025] Launched impl_1...
Run output will be captured here: D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2276.434 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



reset_run impl_1
launch_runs impl_1 -jobs 6
[Fri Mar  7 14:57:38 2025] Launched impl_1...
Run output will be captured here: D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Mar  7 14:58:48 2025] Launched impl_1...
Run output will be captured here: D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2276.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2276.434 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.434 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2276.434 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2276.434 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.434 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2276.434 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2276.434 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2276.434 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2276.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2418.262 ; gain = 141.828
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-21:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA8A2A
set_property PROGRAM.FILE {D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/ALU_FPGA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ee102_lab4/final_lab4/burak_lab4.runs/impl_1/ALU_FPGA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU_FPGA
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2967.789 ; gain = 469.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_FPGA' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU_FPGA.vhd:32]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:25' bound to instance 'ALU_INST' of component 'ALU' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU_FPGA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:35]
INFO: [Synth 8-3491] module 'Ripple_Carry_Adder' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:25' bound to instance 'ADDER' of component 'Ripple_Carry_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Ripple_Carry_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:35]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd:25' bound to instance 'FA0' of component 'Full_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd:35]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd:25' bound to instance 'FA1' of component 'Full_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:59]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd:25' bound to instance 'FA2' of component 'Full_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:68]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Full_Adder.vhd:25' bound to instance 'FA3' of component 'Full_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Carry_Adder' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:35]
INFO: [Synth 8-3491] module 'Subtractor' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Substractor.vhd:25' bound to instance 'SUB' of component 'Subtractor' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Subtractor' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Substractor.vhd:34]
INFO: [Synth 8-3491] module 'Ripple_Carry_Adder' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd:25' bound to instance 'RCA' of component 'Ripple_Carry_Adder' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Substractor.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Subtractor' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Substractor.vhd:34]
INFO: [Synth 8-3491] module 'Logic_Operations' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Logic_Opeartions.vhd:25' bound to instance 'LOGIC' of component 'Logic_Operations' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Logic_Operations' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Logic_Opeartions.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Logic_Operations' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Logic_Opeartions.vhd:35]
INFO: [Synth 8-3491] module 'Shift_Operations' declared at 'D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Shift_Operations.vhd:27' bound to instance 'SHIFT' of component 'Shift_Operations' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shift_Operations' [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Shift_Operations.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Shift_Operations' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/Shift_Operations.vhd:36]
INFO: [Synth 8-226] default block is never used [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ALU_FPGA' (0#1) [D:/ee102_lab4/final_lab4/burak_lab4.srcs/sources_1/new/ALU_FPGA.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3073.297 ; gain = 574.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3074.379 ; gain = 575.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3074.379 ; gain = 575.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3074.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ee102_lab4/final_lab4/burak_lab4.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/ee102_lab4/final_lab4/burak_lab4.srcs/constrs_1/new/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3163.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3163.898 ; gain = 665.340
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3163.898 ; gain = 665.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 15:03:31 2025...
