Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 16 01:43:50 2023
| Host         : LAPTOP-LC3M2DQ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu2cg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  3518 |
|    Minimum number of control sets                        |  3518 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  3518 |
| >= 0 to < 4        |   231 |
| >= 4 to < 6        |    90 |
| >= 6 to < 8        |    32 |
| >= 8 to < 10       |   143 |
| >= 10 to < 12      |    60 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |    16 |
| >= 16              |  2918 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2382 |          507 |
| No           | No                    | Yes                    |              93 |           33 |
| No           | Yes                   | No                     |            2440 |          703 |
| Yes          | No                    | No                     |            4855 |          829 |
| Yes          | No                    | Yes                    |             212 |           53 |
| Yes          | Yes                   | No                     |           65130 |         7435 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                              Clock Signal                                                                                             |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                                       Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/s_level_out_d2_reg_2                                                                                              | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                        | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_cnt[0]_i_1_n_0                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/s2mm_dmac2cdc_fsync_out                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_enable_reg_pp0_iter4_reg_3[0]                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                           |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_1_i_reg_4730                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_1_i_reg_473                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/start_for_MultiPibkb_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/cl_rx_state                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/SR[0]                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln608_i_reg_4840                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln608_i_reg_484                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_enable_reg_pp0_iter4_reg_1[0]                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in2_in                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln78_reg_2369                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/INF_FIFO_U0/wr_pointer                                                                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/HwReg_bayer_phase_c_U/mOutPtr[1]_i_1__7_n_1                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/pre_byt_cnt2                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata_i[3]                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/max_min_h4_u0/max4_u0/data_max_valid_reg_1[0]                                                                                                                                                                                                                                              | Th_Seg_0/max_min_h4_u0/max4_u0/SR[0]                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_i_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/start_for_MultiPircU_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/mOutPtr[1]_i_1__3_n_1                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln852_i_reg_3900                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln852_i_reg_390                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_2[0]                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/start_for_DebayerpcA_U/mOutPtr[1]_i_1__8_n_1                                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_2_i_reg_3790                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_2_i_reg_379                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data_reg_out_en                        | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/icmp_ln253_reg_4930                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/imgBayer_V_val_0_V_U/mOutPtr[1]_i_1__9_n_1                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                        | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/internal_empty_n_reg[0]                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data_reg_out_en                        | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                        | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db10                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/E[0]                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/E[0]                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                       |                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/internal_empty_n_reg                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axis_broadcaster_1/inst/broadcaster_core/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axis_broadcaster_0/inst/broadcaster_core/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_enable_reg_pp0_iter3_reg_3[0]                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_1                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__2_n_0                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_NS_fsm112_out                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_i_reg_367                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/lsig_pushreg_full                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                             | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_NS_fsm194_out                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_i_reg_461                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[1]_i_1__3_n_1                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[1]_i_1__4_n_1                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/o_m_valid                                                                                                                                                                                                                                            | design_1_wrapper_0/SR[0]                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                       |                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__3_n_0                                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                        | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_full0                      |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                          |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                       |                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_tlast_out                      |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg01_out                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata[3]_i_1__1_n_1                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/E[0]                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/E[0]                                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config[1]_i_1_n_0                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                       | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__1_n_0                                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/st_mr_bvalid[1]                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__1_n_0                                                                                                                       | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__2_n_0                                                                                                                  | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/cl_rx_state1                                                                                     |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[1]_i_1_n_0                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                            |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                        | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                      | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_valid_reg[0]_0                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/dest_hsdata_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/p_0_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/dphy_en_axi                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/errsotsynchs_i1                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/errsotsynchs_i1                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17/syncstages_ff[2]                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/icmp_ln1073_reg_830[0]_i_1_n_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_empty_n_reg_0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/s_axi_CTRL_ARVALID_0                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in2_in                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/spkt_fifo_dis_done                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/cur_dtype_pxls_i_1_n_0                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/active_delay_i                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_39220                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/phi_ln280_i_i_reg_5240                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/phi_ln280_i_i_reg_524                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/rd_pointer                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[2]_i_1_n_0                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/wr_pointer                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/E[0]                                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/rd_pointer                                                                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                  |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/SR[0]                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/and_ln825_reg_24490                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state[2]_i_1_n_0                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/FSM_sequential_rst_blk_state[2]_i_1_n_0                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                   |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/reset_pol                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_04/reset_pol                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/pktnppi_fifo_rst_reg_0                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0                                                                |                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln317_reg_39130                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LP_CNTS[0].lp_data[0]_i_2_n_0                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_ready_i_reg[0]                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_ready_i_reg[0]                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/E[0]                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/E[0]                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]_i_1__0_n_0                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]_i_1_n_0                                                          |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tr2                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_cnt[3]_i_1_n_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_4_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/and_ln825_reg_2449_pp0_iter1_reg0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_reg_2[0]                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/p_0_in                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                                 | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                              | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_2_n_0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/word_count[4]_i_1_n_0                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_req0                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr0                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/stop_extn_cnt                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[4][0]                                                                                                                             | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/stop_extn_cnt                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr0                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/OUT_FIFO_U0/enb                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                3 |              5 |         1.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr0                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                              |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                6 |              6 |         1.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln189_reg_308_reg[0]_0[0]                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_req_i_1_n_0                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/E[0]                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/SEQ/seq_clr                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_clr                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                2 |              6 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_19_in                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0] | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/row_pointer[6]_i_1__1_n_0                                                                                                                                                                                                                                                        | Th_Seg_0/peak_h_u0/INF_FIFO_U0/SR[0]                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                |                2 |              7 |         3.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/row_pointer[6]_i_1__0_n_0                                                                                                                                                                                                                                                        | Th_Seg_0/peak_v_u0/INF_FIFO_U1/SR[0]                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                         |                2 |              7 |         3.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0] | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                                   | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                                         |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                                   | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/o_m_data_r[11]_i_1_n_0                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data_reg_out_en                        |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]             |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                           | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/De_Resolution_0/inst/DE_REL_DATA[7]_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lx_info                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/th_row_pointer[7]_i_2_n_0                                                                                                                                                                                                                                                           | Th_Seg_0/Seg_u0/th_row_pointer[7]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                        |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[1]                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]_0[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_0[0]                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                             |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/rd_en_d1                                                                                                                                                                                                                                                                         | Th_Seg_0/peak_h_u0/INF_FIFO_U0/SR[0]                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                             |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/rd_en_d1                                                                                                                                                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/SR[0]                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/max_min_h4_u0/max4_u0/data_max_valid_reg_0                                                                                                                                                                                                                                                 | Th_Seg_0/max_min_h4_u0/max4_u0/SR[0]                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data_reg_out_en                        |                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_0                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]             |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]_0[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                               | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                2 |              8 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                             |                1 |              8 |         8.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                               | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                3 |              8 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/vcnt                                                                                                                                                                                                                                                                                       | design_1_wrapper_0/state_reg[0]                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/fifo_ram[1][9]_i_1_n_0                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln6_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0]             | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                 |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                   |                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/row_pointer[8]_i_1_n_0                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/SR[0]                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_196_in                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln2_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_196_in                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_2[0]             | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                 |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/o_dout[9]_i_1_n_0                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                 |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                 |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_196_in                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/fifo_ram                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/fifo_ram[2][9]_i_1_n_0                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/fifo_ram[3][9]_i_1_n_0                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |         2.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                2 |              9 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/De_Resolution_0/inst/row_pointer[9]_i_1_n_0                                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/De_Resolution_0/inst/col_pointer[10]_i_1_n_0                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln501_reg_3891_reg[0]_1                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |             10 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/row_pointer0                                                                                                                                                                                                                                                                        | design_1_wrapper_0/SR[0]                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mujbC_U21/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC_DSP48_3_U/CEB2                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg[0]                                                                             |                2 |             10 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/rd_en_d1                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/SR[0]                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                   |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                   |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                8 |             10 |         1.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                            |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |             10 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/state_reg[0]                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_data[9]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_V_2_5_reg_6600                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm[2]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln501_reg_3891_reg[0]_0                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/SYN_FIFO_U0/col_pointer_0_reg[8][0]                                                                                                                                                                                                                                                 | design_1_wrapper_0/SR[0]                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_i_1_n_0                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                        | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state3                                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm18_out                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/icmp_ln949_reg_22290                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                1 |             11 |        11.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/rd_en_d1                                                                                                                                                                                                                                                                            | design_1_wrapper_0/SR[0]                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_2[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/De_Resolution_0/inst/TVALID_d1                                                                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/De_Resolution_0/inst/col_pointer[10]_i_1_n_0                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_1[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_NS_fsm[4]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[16]_i_1__0_n_1                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/internal_empty_n_reg[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_1[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[16]_1[0]                                                                                                                                                        | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[1][0]                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_3[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2][0]                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_2[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/icmp_ln706_reg_24260                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/SYN_FIFO_U0/rd_en                                                                                                                                                                                                                                                                   | design_1_wrapper_0/SR[0]                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_1[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_3[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[1][0]                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                6 |             11 |         1.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2][0]                                                                              | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0[0]                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                 |                                                                                                                                                                                                                                                                                             |                1 |             12 |        12.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                  | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 |                                                                                                                                                                                                                                                                                             |                1 |             13 |        13.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             13 |         4.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 |                                                                                                                                                                                                                                                                                             |                1 |             13 |        13.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                  |                4 |             13 |         3.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                  |                3 |             13 |         4.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/aw_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |             13 |         6.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 |                                                                                                                                                                                                                                                                                             |                1 |             13 |        13.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                             | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                  |                4 |             13 |         3.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/row_cnt[12]_i_1_n_0                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             13 |         2.17 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                        | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |             13 |         6.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                 |                8 |             14 |         1.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/SYN_FIFO_U0/wr_pointer                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/axis_beat_smpld                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/SYN_FIFO_U0/rd_pointer                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                4 |             15 |         3.75 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                            | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                4 |             15 |         3.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                           |                4 |             15 |         3.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[909][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[915][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[941][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[947][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[929][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[948][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[949][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[950][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[970][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[979][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[955][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[965][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[971][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[958][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[990][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[998][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[967][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[953][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[960][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[954][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[966][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[974][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[959][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[977][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[978][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[980][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[981][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[987][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[963][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[973][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[976][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[982][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[993][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[964][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[968][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[991][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[962][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[975][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[995][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[969][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[996][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[961][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[997][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[984][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[985][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[97][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[983][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[986][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[989][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[952][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[956][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[992][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[994][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[999][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[972][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2010][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2049][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1973][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1970][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1994][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1987][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2051][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2013][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2044][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2047][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2009][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2014][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2052][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2053][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1988][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1981][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1966][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1971][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1976][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1984][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1968][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1972][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1993][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1996][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1964][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1979][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2006][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2007][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2041][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1982][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2050][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2054][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2055][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1980][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1998][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1997][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2000][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2008][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1983][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2001][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1974][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1969][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1991][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2004][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2005][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[200][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2011][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1975][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1989][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1990][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1992][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2003][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1977][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1965][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1978][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1985][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2002][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1999][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2012][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2042][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[204][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[110][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1115][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1129][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1116][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1122][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1128][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1108][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1118][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1103][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1106][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1107][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1232][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1195][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1207][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1239][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1240][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1244][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1205][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1247][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1248][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1246][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1211][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1204][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[117][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1222][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1194][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1212][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1237][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[112][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1243][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1249][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1242][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1196][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1208][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1245][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1199][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1217][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1225][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1139][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[114][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1144][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1193][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1197][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1209][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1131][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1214][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1223][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1136][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1141][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1226][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1228][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1227][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[121][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1229][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1231][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1234][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1236][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1238][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1305][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1306][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1307][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1308][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1310][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1253][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1260][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1309][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1312][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1313][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1314][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1295][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1265][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1276][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1256][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1269][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1252][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1259][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1262][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1267][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1282][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1284][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1257][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1268][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1255][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1264][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1287][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1294][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1250][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1273][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1285][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1278][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1289][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1291][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1271][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1258][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1279][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1283][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1298][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1280][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[129][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1293][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1277][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[124][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1270][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1281][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1275][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1296][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1299][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1300][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1302][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1272][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1286][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1303][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1263][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1254][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1304][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1297][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1353][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1330][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1365][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1366][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1367][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1370][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1371][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1372][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[135][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1326][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1315][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1362][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1342][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[131][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1341][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1345][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1323][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1363][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1368][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1331][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1317][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1329][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1338][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1344][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1355][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1360][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1328][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1351][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1332][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1319][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1325][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1335][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1322][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1343][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1320][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1364][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1349][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1333][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1318][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1327][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1334][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1339][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1356][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1357][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1337][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1347][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1354][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1350][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1400][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1401][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1405][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1384][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1399][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1373][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1392][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1386][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1395][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1390][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1407][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1409][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1382][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1375][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1377][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1398][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1393][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1404][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1376][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1406][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1408][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1410][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1411][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1383][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1388][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1402][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1378][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1387][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1379][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1381][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1385][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1391][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1394][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1374][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1468][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1417][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1429][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1437][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1451][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1469][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1470][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1445][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1449][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1450][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1471][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1428][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1472][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1440][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1461][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1425][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1455][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1420][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1414][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1433][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1438][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1452][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1456][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1439][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1454][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1444][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1426][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1447][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1457][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1460][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1463][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1434][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1416][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1435][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1424][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1431][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1448][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1458][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1413][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[142][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1421][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1436][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1422][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1419][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1415][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1423][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1441][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1427][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1459][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1442][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1462][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1443][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1432][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1464][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1453][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1446][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1465][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1466][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1476][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1482][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1488][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1483][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1490][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1539][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1537][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1545][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1550][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1553][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1484][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1558][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1486][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1479][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1569][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1584][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1491][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1507][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1536][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1477][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1481][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1532][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1538][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1506][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1473][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1478][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1496][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1513][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1541][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[148][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1485][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1533][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1548][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[154][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[14][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1525][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1551][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1526][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1534][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1500][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1552][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1475][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1497][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1514][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1544][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1495][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[149][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1503][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1510][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1487][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1555][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1556][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1567][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1501][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1573][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1518][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1576][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[157][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1493][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1474][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1509][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1480][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1657][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1659][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1589][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1643][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1635][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1667][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1592][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[160][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1671][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1673][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1639][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1636][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1677][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1678][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1625][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1595][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1650][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[158][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1672][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1679][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[167][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1680][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1681][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1682][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1602][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1640][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1646][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1609][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1596][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1652][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1593][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1656][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1627][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1591][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1651][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1590][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1658][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1674][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1621][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1611][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[161][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1661][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1626][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1641][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1665][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1644][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1588][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1670][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1618][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[159][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1676][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1604][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1600][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1601][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1603][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1606][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1607][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1617][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1632][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1645][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1610][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1649][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1594][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1740][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1687][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1733][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1709][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1723][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1690][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1691][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1703][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1739][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1704][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1735][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1701][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1719][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1736][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1710][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1694][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1697][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1712][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1726][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[172][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1743][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1737][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1746][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1745][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1747][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1686][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1705][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1698][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1695][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1717][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1692][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1738][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1708][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1696][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1711][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1707][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1713][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1722][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1742][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1716][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1744][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1734][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1721][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1689][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1720][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1748][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1728][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1741][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1730][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1700][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1706][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1685][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1727][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1699][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1684][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1688][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1729][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1731][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1714][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1718][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1693][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1755][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1787][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[179][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1769][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1803][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1815][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1758][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1760][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1777][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1749][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1791][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1793][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1764][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1776][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1766][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1773][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1799][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1762][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1798][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1802][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1753][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1771][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1817][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1770][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1757][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1784][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1754][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1774][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1763][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1767][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1779][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1756][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1781][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1768][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1765][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1786][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1772][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1788][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1789][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[17][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1801][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1751][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1752][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1782][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1807][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1783][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1812][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1813][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1778][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1808][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1814][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1848][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1829][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1859][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1866][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1837][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1820][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1842][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1869][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1872][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1876][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1852][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1819][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1877][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1862][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1830][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1843][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1835][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1849][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1855][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1858][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1846][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1861][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1863][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1857][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1838][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1856][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1854][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1870][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1850][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1833][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1871][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1822][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1845][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1865][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1847][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1864][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1867][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1873][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1834][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1874][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[185][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1832][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1875][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1868][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1821][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1839][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1844][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1860][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1827][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1825][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[183][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1828][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1826][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1836][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1840][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1841][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1851][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1831][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1818][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1853][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1824][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1918][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1922][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1916][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1927][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1928][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1929][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1931][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1935][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1936][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1913][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1937][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1938][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1939][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1919][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1896][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1890][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1882][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1887][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1921][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1926][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1888][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1911][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1934][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1924][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1905][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1902][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1909][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1914][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1880][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1894][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1906][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[190][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1917][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1891][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1920][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1933][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1923][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1881][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1930][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1879][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1889][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1903][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1895][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1904][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1884][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1885][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1878][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1899][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1907][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1900][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1886][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1883][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1893][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1901][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1908][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1898][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1910][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1912][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1915][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1950][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1949][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1955][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1948][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1942][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1957][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1953][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1958][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1959][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1961][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1946][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1940][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1962][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1963][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1941][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1945][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1952][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1956][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1954][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1943][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1947][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2107][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[207][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2090][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2110][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2112][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2113][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2085][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2103][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[205][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2068][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2108][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2115][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2102][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2116][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2082][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2099][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2101][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2091][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2111][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2066][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2117][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2118][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2069][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2081][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2105][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2078][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2088][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2080][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2109][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2093][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2074][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2075][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2092][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2095][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2104][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2056][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2079][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2070][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2073][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2084][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2071][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2089][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2096][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2097][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2072][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2058][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2098][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[209][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2076][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2057][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2077][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2086][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2067][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2087][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2094][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2100][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2106][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2142][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2139][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2144][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2123][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2127][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2121][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2141][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2147][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2149][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2119][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2129][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2135][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2146][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2148][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2150][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2151][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2122][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2152][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2153][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2126][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2145][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2138][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2134][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2154][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2132][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2125][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2130][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2131][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2128][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2133][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2140][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2143][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2124][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2120][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2136][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2192][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2193][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2172][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2194][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2181][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2195][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2196][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2197][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2184][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2198][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2167][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2155][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2162][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2173][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2157][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2158][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2159][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2156][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2176][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2180][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2182][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2175][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2186][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2190][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2183][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2191][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2187][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2163][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2170][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2189][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2174][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2165][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2168][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2169][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2171][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2177][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2185][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2164][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2178][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2179][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2160][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2166][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2161][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2188][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2200][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2225][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2245][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2235][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2248][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2249][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2250][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2199][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2252][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2254][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2210][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2256][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2211][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2231][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2201][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2220][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2212][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2223][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2203][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2219][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2239][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2204][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2241][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2224][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2242][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2244][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2251][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2253][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2255][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2257][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2215][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2226][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2214][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2246][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[220][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2228][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2202][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2221][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2229][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2234][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2236][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2205][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2213][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2217][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2222][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2232][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2233][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2206][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2237][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2207][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2218][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2208][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2209][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2216][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2230][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2227][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2238][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2243][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2270][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2263][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[231][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2294][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2320][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2322][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2333][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2274][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2334][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2275][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2327][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2335][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2339][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2313][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2265][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2290][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2307][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2302][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2328][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2292][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2341][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2342][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2344][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2345][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2262][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2273][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2285][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2295][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2266][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2297][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2279][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[230][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2323][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2340][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2326][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2347][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2336][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2278][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2271][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2296][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2289][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2286][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2293][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2304][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2284][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2303][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2310][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2306][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2280][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2258][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2281][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2301][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2282][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2264][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2299][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2283][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2312][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2317][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2298][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2360][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2356][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2406][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2411][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2413][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2414][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2379][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2403][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2417][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2418][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2399][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2349][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2419][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2421][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2396][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2415][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2367][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2381][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2369][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2402][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2373][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2374][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2390][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2397][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[237][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2400][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2358][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2350][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2405][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2354][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2389][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2407][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2348][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2362][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2371][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2382][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2391][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2372][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2368][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2364][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2393][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2355][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2365][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2401][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2378][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2394][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2408][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2409][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2410][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2395][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2366][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2375][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2357][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2412][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2351][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2385][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2353][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2370][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2376][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2380][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2363][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2387][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2398][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2474][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2476][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2449][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2460][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2484][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2479][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2485][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2486][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2488][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2446][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2481][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2491][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2492][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2431][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2434][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2458][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2472][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2461][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2475][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2478][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2469][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2487][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2493][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2471][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2437][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2441][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2447][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2456][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2457][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2466][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2480][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2442][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2425][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2432][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2428][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2429][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2436][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2451][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2454][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2427][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2462][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[243][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2439][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2424][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2422][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[242][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2438][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2448][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2426][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2430][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2444][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2450][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2452][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2453][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2463][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2433][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2465][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2468][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2445][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2459][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2464][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2467][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2473][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2538][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[250][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[259][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2513][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[25][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[261][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2521][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2495][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2502][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2503][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2541][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2509][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2520][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2536][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2551][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2515][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2517][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2527][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2532][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2545][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2525][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2546][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2526][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2499][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2524][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2494][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2530][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2540][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2523][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2537][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1892][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2516][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2498][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2501][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2507][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2539][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2518][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2533][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2511][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2497][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2506][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2547][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2529][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2544][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2548][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2550][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2496][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2535][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2508][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2542][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2552][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2519][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2534][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2549][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2512][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2528][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2500][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2522][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2559][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[356][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[367][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[264][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[309][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[380][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[554][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[348][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[342][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[562][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[26][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[343][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[366][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[275][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[321][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[337][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[351][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[313][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[278][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[369][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[53][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[563][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[564][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[565][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[332][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[344][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[270][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[358][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[35][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[378][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[355][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[317][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[315][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[323][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[314][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[271][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[290][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[551][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[561][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[379][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[263][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[339][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[368][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[279][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[354][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[27][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[282][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[267][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[353][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[347][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[363][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[373][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[31][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[375][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[316][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[357][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[350][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[376][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[274][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[612][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[632][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[603][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[624][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[582][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[652][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[65][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[644][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[607][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[600][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[626][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[591][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[569][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[592][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[571][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[577][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[628][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[568][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[61][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[57][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[594][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[608][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[638][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[586][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[587][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[598][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[615][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[633][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[630][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[641][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[63][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[635][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[656][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[581][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[634][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[602][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[584][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[648][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[659][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[664][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[673][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[681][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[682][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[677][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[674][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[95][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[675][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[685][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[9][7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[73][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[678][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[676][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[679][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[93][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[99][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[672][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[690][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[686][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[898][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[669][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[96][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_19[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_10[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_12[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_13[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_27[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_16[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_11[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_25[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_18[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_17[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_21[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_24[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_26[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_14[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_20[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_22[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_fstart_reg_9[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_0[0]                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_10[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_100[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_117[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_118[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_154[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_119[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_108[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_133[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_145[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_111[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_157[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_159[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_138[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_12[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_123[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_131[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_132[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_101[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_126[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_106[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_135[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_105[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_136[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_140[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_141[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_142[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_146[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_127[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_147[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_148[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_149[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_151[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_129[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_153[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_104[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_155[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_156[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_116[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_121[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_109[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_102[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_112[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_125[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_103[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_134[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_137[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_14[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_143[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_144[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_115[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_120[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_139[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_130[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_124[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_114[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_15[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_150[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_11[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_158[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_107[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               13 |             16 |         1.23 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_110[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_128[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_152[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_13[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_122[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_113[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_18[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_19[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_16[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_190[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_182[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_191[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_160[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_201[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_204[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_205[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_208[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_177[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_184[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_176[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_169[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_172[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_185[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_167[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_178[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_186[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_189[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_192[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_179[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_196[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_183[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_161[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_170[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_20[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_180[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_200[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_163[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_203[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_181[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_164[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_188[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_194[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_206[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_187[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_207[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_168[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_198[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_209[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_21[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_175[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_210[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_173[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_212[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_193[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_213[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_174[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_214[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_165[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_197[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_162[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_171[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_211[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_166[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_17[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_202[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_215[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_22[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_199[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_195[0]                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_23[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_45[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_63[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_68[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_79[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_28[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_54[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_43[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_60[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_76[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_70[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_84[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_24[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_40[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_27[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_29[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_38[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_49[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_33[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_30[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_50[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_31[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_53[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_55[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_56[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_57[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_59[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_62[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_65[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_67[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_32[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_44[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_69[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_39[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_47[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_34[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_58[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_71[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_72[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_73[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_75[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_78[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_80[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_81[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_37[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_61[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_35[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_46[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_42[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_64[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_36[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_66[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_7[0]                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_77[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_82[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_74[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_8[0]                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_83[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_25[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_26[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_41[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_48[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_51[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_52[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_6[0]                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_93[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_9[0]                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_85[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_91[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_96[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_87[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_94[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_89[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_97[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_90[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_98[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_92[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_99[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_95[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_88[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid_reg_86[0]                                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_12[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_8[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_10[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_3[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_6[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8][0]                                                                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_16[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_2[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_4[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_5[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_11[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_7[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_14[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_17[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_13[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_9[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_1[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_15[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_18[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_0[0]                                                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/th_col_pointer_reg[8]_19[0]                                                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_3[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      |                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[2504][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1006][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1014][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1002][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1000][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1003][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1001][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1004][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[0][7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1005][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1007][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1009][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1010][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1011][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1008][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1013][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1041][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1050][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1053][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1055][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1061][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1051][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1040][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1069][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1070][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1045][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1033][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1042][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1054][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1056][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1019][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1034][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1038][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1047][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1021][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1026][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1037][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1025][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1030][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1052][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1062][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1058][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1063][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1065][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1060][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1068][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1071][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1028][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1017][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1036][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1043][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1046][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1066][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1072][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1049][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1044][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1048][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1022][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1027][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1023][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1024][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1031][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1057][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1059][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1067][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1015][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1064][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1016][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1029][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1035][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1020][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1018][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1032][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1039][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1147][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1081][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1094][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1133][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1148][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1075][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1121][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1093][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1085][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1109][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1086][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1073][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1120][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1105][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1127][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1076][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1100][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1092][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1084][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1088][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1083][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1101][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1124][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1132][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1140][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1130][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1096][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1111][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1074][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1089][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[107][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1142][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1078][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1097][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1112][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1091][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1090][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1102][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1117][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1145][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1095][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1110][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1119][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1126][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1125][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1077][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1080][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1087][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1098][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1113][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1079][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1099][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1114][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1134][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1135][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1137][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1138][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1143][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1146][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1104][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1233][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1167][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1171][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1185][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1187][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1153][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1166][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1190][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1206][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1150][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1176][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1188][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1200][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1180][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1198][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1235][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1155][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[116][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1172][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1181][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1183][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1168][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1159][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1179][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1154][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1151][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1158][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1161][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1162][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1165][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1170][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1184][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1186][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1174][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1163][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1173][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1177][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1189][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[118][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1191][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1192][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1160][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1152][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1178][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1202][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1203][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1210][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1169][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1182][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1157][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1213][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1218][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1164][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1219][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1220][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1221][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1224][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[122][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1175][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1201][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1230][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1156][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1216][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1498][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1502][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1352][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1516][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1527][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1412][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[152][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1540][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1546][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1529][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1403][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1251][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1531][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1292][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1321][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1397][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1499][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1504][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1359][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1511][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1517][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1520][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1530][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1543][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1494][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1521][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1288][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[147][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[128][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1505][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1274][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1512][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1467][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1515][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1524][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1542][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1547][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1549][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1346][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1389][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1336][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1358][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[146][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1492][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1489][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1369][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1241][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[137][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1340][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1522][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1508][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1523][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[132][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1301][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1266][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1361][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1575][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1586][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1608][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1620][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1642][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[164][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1663][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1583][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1623][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1559][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[166][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1570][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1622][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1565][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1566][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1599][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1571][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1612][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1615][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1616][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1587][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1628][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1648][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1655][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1562][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1638][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1664][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1637][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1580][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1605][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1563][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1579][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1577][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1568][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1572][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1619][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1624][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1633][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1634][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1560][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1629][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1647][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1660][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1598][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1613][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1574][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1564][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1614][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1554][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1630][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1653][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1631][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1654][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1662][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1666][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1669][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1578][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1582][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[156][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2037][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1995][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2039][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[203][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2040][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2048][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[198][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[168][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[193][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1804][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[194][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2015][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1785][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1795][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1794][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1805][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1823][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[171][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1986][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1][7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[197][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1702][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1675][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1796][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[187][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2016][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2018][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2019][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[176][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1683][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[202][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2031][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[16][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2032][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[175][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[182][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1811][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[178][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2017][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1816][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1806][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1809][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[174][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1761][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1800][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[184][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[189][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[169][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1797][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[18][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[1944][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[201][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[170][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2023][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2029][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2269][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[211][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[22][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2308][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2316][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2261][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2330][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2331][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[233][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2314][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2060][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2343][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2318][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2324][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2338][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[234][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[213][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2300][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[224][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[225][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2062][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[212][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2065][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[227][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[214][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[219][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2277][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[229][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2309][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2321][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2325][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2329][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2259][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2063][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2059][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2064][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[223][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2311][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2305][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2332][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2337][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2346][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2352][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[235][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2137][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2061][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[215][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[206][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[217][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[218][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[208][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[221][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2272][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[228][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[222][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2470][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[257][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2490][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[258][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2477][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[262][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[266][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[268][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[277][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2420][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2423][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2482][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[254][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2489][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[253][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[260][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[249][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[280][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[245][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[241][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2435][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2377][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[281][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[240][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2483][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2558][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2361][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2388][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[273][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[276][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[283][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[284][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2505][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[244][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[285][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[287][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[265][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[269][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[272][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[252][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2443][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2440][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2543][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2531][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2455][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2510][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2514][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[238][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2383][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2557][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2392][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[236][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2384][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2386][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2404][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[255][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[256][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2416][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2554][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[330][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[307][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[312][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[365][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[36][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[370][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[385][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[306][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[387][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[389][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[293][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[289][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[304][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[308][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[319][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[325][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[288][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[329][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2][7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[295][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[300][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[335][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[345][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[372][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[310][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[334][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[338][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[352][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[374][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[377][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[340][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[382][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[384][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[291][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[326][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[388][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[38][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[328][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[381][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[390][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[336][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[292][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[311][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[320][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[318][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[32][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[349][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[360][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[297][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[294][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[303][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[322][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[299][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[302][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[324][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[341][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[346][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[34][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[364][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[296][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[439][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[451][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[455][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[459][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[440][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[424][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[39][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[460][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[461][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[462][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[410][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[415][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[418][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[423][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[430][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[427][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[432][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[434][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[392][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[397][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[396][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[399][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[413][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[420][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[433][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[405][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[438][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[393][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[441][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[446][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[400][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[429][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[398][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[409][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[42][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[394][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[448][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[44][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[450][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[452][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[417][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[453][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[454][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[456][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[428][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[395][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[442][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[449][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[457][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[411][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[401][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[403][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[406][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[416][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[419][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[431][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[414][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[421][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[408][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[469][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[4][7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[516][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[519][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[470][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[520][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[476][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[509][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[521][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[523][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[503][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[471][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[491][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[506][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[517][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[524][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[475][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[498][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[508][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[490][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[468][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[474][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[507][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[500][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[499][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[463][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[485][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[501][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[512][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[483][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[473][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[464][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[481][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[478][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[502][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[487][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[492][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[511][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[513][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[514][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[515][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[51][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[518][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[522][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[467][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[493][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[494][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[465][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[484][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[477][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[466][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[486][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[496][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[497][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[505][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[50][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[472][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[480][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[510][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[567][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[575][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[580][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[583][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[588][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[58][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[590][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[574][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[596][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[604][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[541][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[538][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[550][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[570][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[531][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[543][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[556][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[585][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[593][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[595][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[597][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[605][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[606][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[553][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[528][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[609][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[548][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[599][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[610][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[525][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[611][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[614][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[616][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[555][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[539][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[549][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[566][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[613][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[552][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[534][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[617][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[558][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[540][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[557][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[545][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[532][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[576][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[579][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[536][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[560][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[533][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[526][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[527][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[529][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[535][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[537][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[547][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[544][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[542][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[530][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[559][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[640][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[620][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[64][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[623][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[637][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[636][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[642][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[639][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[619][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[622][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[643][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[645][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[646][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[629][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[625][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[627][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[631][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[618][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[649][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[621][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[726][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                          |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/time_out_counter                                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/reset_timer_r                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | Th_Seg_0/peak_v_u0/o_m_min_blur_data_v[7]_i_1_n_0                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_3[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      |                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_3[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      |                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[692][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[711][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[717][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[662][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[705][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[719][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[720][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[721][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[722][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[723][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[724][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[700][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[725][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[663][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[654][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_2[0]                                                                                                                                          | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_4[0]                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[689][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[694][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[665][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[67][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[2553][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[657][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[667][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[688][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state10                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state4                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_308/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_314/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_NS_fsm1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[693][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[691][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_out_write                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[695][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[702][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[703][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[704][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[661][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[651][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[706][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[707][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[701][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[712][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[713][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_1                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[714][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_319/ap_NS_fsm1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_325/ap_NS_fsm1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[718][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[660][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[658][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[671][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[696][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state4                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state8                                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm1                                                                                                                                                                                                                        |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[687][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/x_0_reg_3500                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[697][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[668][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[683][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[698][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state5                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[708][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[709][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/DebayerRandBatG_U0_bayerPhase_read                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_NS_fsm1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[66][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[684][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[650][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[715][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[716][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[655][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[653][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[666][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                                                 |                                                                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[680][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[769][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[743][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[770][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[771][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[772][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_NS_fsm1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[773][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[749][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[767][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[774][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[744][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[775][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[776][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[745][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[736][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[739][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[740][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/E[0]                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[1][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[746][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[757][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[729][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[761][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_173                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state7                                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/y_0_reg_233                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[764][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[76][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[731][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[768][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[763][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[741][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[742][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[747][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[765][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[759][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_1                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[738][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[755][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[753][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[737][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[758][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_173                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[766][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[734][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_NS_fsm1                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[730][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[72][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[735][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[732][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[733][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/byte_cnt_reg[15]_i_1_n_0                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[748][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[750][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[751][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[752][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Th_M[1396][7]_i_1_n_0                                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[754][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[760][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[762][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[783][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[784][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[813][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[809][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[815][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_trig_d1                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_2_n_0                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_1_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_0_in__0__0[31]                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[794][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[779][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[793][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[796][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[31]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[31]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[31]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[785][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_0                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_3                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_2                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_1                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[797][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[777][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[801][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[802][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[804][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[799][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[798][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[782][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[805][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[810][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[816][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[817][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[781][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[792][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[812][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[790][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[811][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[786][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[808][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[818][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[819][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[778][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[789][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[78][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[780][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[787][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[795][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[807][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[806][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[791][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[788][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[814][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[828][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[834][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[838][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[840][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[841][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[830][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[825][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[82][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[823][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[836][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[837][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[821][7]_i_2_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[829][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[826][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[831][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[820][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[832][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[824][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[833][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[827][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[849][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[853][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[870][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[892][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[895][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[887][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[862][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[896][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[863][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[861][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[876][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[881][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[842][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               13 |             16 |         1.23 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[860][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[848][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[873][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[878][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[877][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[885][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[850][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[843][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[845][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[852][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[857][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[869][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[886][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[854][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[868][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[846][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[866][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[858][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[865][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[872][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[874][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[859][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[871][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[883][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[884][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[847][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[882][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[875][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[888][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[889][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[867][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[87][7]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[890][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[891][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[893][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[894][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[917][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[924][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[937][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[8][7]_i_1_n_0                                                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[904][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[900][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[923][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[907][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[899][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[918][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[951][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[901][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[911][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[906][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[912][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[913][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[916][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[903][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[908][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[914][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[919][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[921][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[905][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[922][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[925][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[926][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[910][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[920][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[927][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[902][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[928][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[930][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[932][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[931][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[935][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             16 |         1.45 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[938][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               13 |             16 |         1.23 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[939][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[940][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             16 |         1.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[942][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[943][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[933][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[945][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg_0[0]                                                                | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1                                                                                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[946][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/Seg_u0/Df_M[944][7]_i_1_n_0                                                                                                                                                                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg_0[0]                                                                | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1                                                                                                            |                3 |             16 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state10                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_0_i_reg_401                                                                                                                                                                                                 |                2 |             17 |         8.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/INF_FIFO_U0/fifo_ram[1][16]_i_1_n_0                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             17 |         2.43 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state16                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_0_i_i_reg_535                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/x_0_reg_2440                                                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                6 |             17 |         2.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/INF_FIFO_U0/fifo_ram                                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             17 |         2.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/fifo_ram[3][16]_i_1_n_0                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | Th_Seg_0/peak_v_u0/INF_FIFO_U1/o_dout[16]_i_1_n_0                                                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/fifo_ram[0][16]_i_1__0_n_0                                                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             17 |         2.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state11                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/y_0_i_reg_495                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | Th_Seg_0/peak_h_u0/INF_FIFO_U0/o_dout[16]_i_1__0_n_0                                                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/fifo_ram[1][16]_i_1__0_n_0                                                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state5                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/fifo_ram[2][16]_i_1_n_0                                                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             17 |         2.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/Q[1]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/Q[1]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/OUT_FIFO_U0/wr_pointer                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in2_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                9 |             18 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/OUT_FIFO_U0/rd_pointer                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                               |                7 |             19 |         2.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                             |                2 |             19 |         9.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                             |                2 |             19 |         9.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_1_in                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                             |                2 |             19 |         9.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_2[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                4 |             20 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                        |                3 |             20 |         6.67 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[39]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_r_0_0_i_reg_806[9]_i_2_n_1                                                                                                                                                                     | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_r_0_0_i_reg_806[9]_i_1_n_1                                                                                                                                                             |                6 |             20 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                    | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                    | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/ppi_rdvld                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                4 |             20 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               13 |             20 |         1.54 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                6 |             20 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/Q                                                                                                                                                                                                                                                                                | Th_Seg_0/peak_v_u0/o_m_fstart_reg_31                                                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |                7 |             20 |         2.86 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/imgBayer_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_x_ram/shiftReg_ce                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0] |                4 |             20 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/cl_rx_state_reg[0]_0                                                                                              | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count                                                                                                                 |                3 |             21 |         7.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                             |                3 |             22 |         7.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc15[15]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc0[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc14[15]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc6[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc11[15]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             22 |        11.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc4[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc9[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc13[15]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc8[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc5[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc7[15]_i_1_n_0                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                6 |             22 |         3.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc10[15]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/sub_ln68_reg_26470                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc12[15]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               10 |             22 |         2.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                             |                4 |             22 |         5.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                             |                2 |             22 |        11.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                             |                3 |             22 |         7.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                5 |             24 |         4.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                5 |             24 |         4.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                  |                5 |             24 |         4.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                2 |             24 |        12.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[1]                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |               13 |             24 |         1.85 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[0]                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                5 |             24 |         4.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/p_0_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                6 |             26 |         4.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_en                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             26 |         2.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_req                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                  |                7 |             26 |         3.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               11 |             26 |         2.36 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_vc0                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                             |                4 |             27 |         6.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_reg_5460                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_reg_546                                                                                                                                                                                                      |                5 |             28 |         5.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_reg_5060                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_reg_506                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/m_axis_aresetn_2                                                                                                                                                                                                    |                4 |             29 |         7.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter3_en_rgd_V_0_0_i_reg_7780                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               13 |             30 |         2.31 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                              |                                                                                                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                              |                                                                                                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                              |                                                                                                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_val_0_V_reg_498[9]_i_1_n_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               12 |             30 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/Gamma_U0/shiftReg_ce                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                6 |             30 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ZipperRemoval_U0_img_V_val_2_V_read                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                7 |             30 |         4.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               11 |             30 |         2.73 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/internal_empty_n_reg                                                                                                                          |                                                                                                                                                                                                                                                                                             |                6 |             30 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               10 |             31 |         3.10 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             31 |         6.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |               10 |             31 |         3.10 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_2_n_1                                                                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[32][0]                                                                                                                                                          | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               10 |             31 |         3.10 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                               | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                            |                8 |             31 |         3.88 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             31 |         5.17 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_1_n_1                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             31 |         6.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             31 |         5.17 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                        | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                             |               10 |             31 |         3.10 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_NS_fsm[4]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/o_m_valid                                                                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_314/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/INF_FIFO_U1/rd_pointer_reg[0]_0[0]                                                                                                                                                                                                                                               | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1[0]                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_325/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/rdata_reg[31]_i_12_n_1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/rdata_reg[31]_i_4_n_1                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/rdata_reg[31]_i_8_n_1                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                    | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                    |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1[0]                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/E[0]                                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                          |                                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                      |                                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                                    | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                        | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                             |                2 |             32 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                    |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1[0]                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_2[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1[0]                       | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr0                      |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/wen                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                             |                2 |             32 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                    |                6 |             32 |         5.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                  | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                   | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                  |               12 |             33 |         2.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |               10 |             34 |         3.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |               12 |             34 |         2.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/INF_FIFO_U0/E[0]                                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |                8 |             34 |         4.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_reg_4230                                                                                                                                                                                                        | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_reg_423                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                    |               10 |             34 |         3.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               17 |             35 |         2.06 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                4 |             35 |         8.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               13 |             35 |         2.69 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                4 |             35 |         8.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                      | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                             |                4 |             35 |         8.75 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                 |                4 |             36 |         9.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                5 |             36 |         7.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                 |                4 |             36 |         9.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_2_n_1                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_1_n_1                                                                                                                                                                                                 |                9 |             37 |         4.11 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_2_n_1                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                         |               10 |             38 |         3.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                        | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_3[0]                                                                                                                                                                                         |               10 |             38 |         3.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                6 |             38 |         6.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |                9 |             38 |         4.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               12 |             39 |         3.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               17 |             39 |         2.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               14 |             39 |         2.79 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                      | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/o_m_valid0                                                                                                                                                                                                                                                                       | Th_Seg_0/peak_v_u0/rm_pointer[7]_i_1_n_0                                                                                                                                                                                                                                                    |               11 |             41 |         3.73 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata[63]_i_1_n_0                                                                                                                                                                                                |                7 |             42 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               13 |             43 |         3.31 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             44 |        14.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_xfer_cache_reg0                                                                                    |                7 |             44 |         6.29 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             44 |        14.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                             |                3 |             44 |        14.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                   |                6 |             44 |         7.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                               | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_xfer_cache_reg0                                                                                    |                6 |             44 |         7.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               17 |             45 |         2.65 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               15 |             45 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               10 |             45 |         4.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                6 |             47 |         7.83 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                          | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                              |                7 |             47 |         6.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                5 |             47 |         9.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                 | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                              |                5 |             47 |         9.40 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_h_u0/rd_en_d1                                                                                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               13 |             48 |         3.69 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                            | design_1_wrapper_0/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |               13 |             48 |         3.69 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |                7 |             48 |         6.86 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/p_0_in                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               15 |             48 |         3.20 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |                3 |             48 |        16.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                      |               10 |             50 |         5.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             50 |        12.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln792_reg_26080                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               14 |             50 |         3.57 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             50 |        12.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                      |                7 |             50 |         7.14 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                                                             |                4 |             50 |        12.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                            | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                      |                7 |             50 |         7.14 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/linebuf_yuv_val_1_V_we1                                                                                                                             |                                                                                                                                                                                                                                                                                             |               24 |             50 |         2.08 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               11 |             51 |         4.64 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |                9 |             51 |         5.67 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |               17 |             54 |         3.18 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0                                                                                                                         |               16 |             54 |         3.38 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |               25 |             54 |         2.16 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                           |               20 |             54 |         2.70 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/ram_reg_bram_0_i_26__1_n_1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               15 |             60 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                             |               22 |             60 |         2.73 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                           | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |                9 |             62 |         6.89 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                              | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               19 |             64 |         3.37 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               20 |             64 |         3.20 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                                   | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               19 |             64 |         3.37 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               19 |             64 |         3.37 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                            |                                                                                                                                                                                                                                                                                             |               16 |             64 |         4.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               22 |             66 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               22 |             66 |         3.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               24 |             67 |         2.79 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/INF_FIFO_GB_U0/output_rm_en                                                                                                                                                                                                                          | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/rm_data_counter[10]_i_1_n_0                                                                                                                                                                                                                  |               21 |             67 |         3.19 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               21 |             68 |         3.24 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               16 |             68 |         4.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               16 |             68 |         4.25 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               19 |             68 |         3.58 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               18 |             68 |         3.78 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2]                                                                                                                                                                                     |               19 |             68 |         3.58 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/E[0]                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               21 |             78 |         3.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               21 |             78 |         3.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/E[0]                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               19 |             78 |         4.11 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               20 |             78 |         3.90 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               21 |             78 |         3.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/E[0]                                                                                                                                                                           | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                |               20 |             78 |         3.90 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               21 |             81 |         3.86 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                       | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               22 |             81 |         3.68 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/we1                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               36 |             90 |         2.50 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/we1                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               39 |             90 |         2.31 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                          | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               30 |             98 |         3.27 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                             |               11 |            114 |        10.36 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_2140                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                             |               39 |            120 |         3.08 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                                           |                                                                                                                                                                                                                                                                                             |               36 |            120 |         3.33 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_control/E[0]                                                                                                                                                                                                                  | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               19 |            124 |         6.53 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               38 |            141 |         3.71 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               28 |            141 |         5.04 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                          | design_1_wrapper_0/design_1_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                     |               26 |            141 |         5.42 |
|  design_1_wrapper_0/design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               25 |            144 |         5.76 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_1_fu_2880                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                             |               46 |            150 |         3.26 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               44 |            150 |         3.41 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_0_V_1_fu_2560                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                             |               55 |            200 |         3.64 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/WEA[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                             |               45 |            200 |         4.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/max_min_h4_u0/max4_u0/data_max_valid_reg_0                                                                                                                                                                                                                                                 | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |               51 |            223 |         4.37 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |               51 |            262 |         5.14 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/max_min_h4_u0/max4_u0/data_max_valid_reg_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                             |               48 |            288 |         6.00 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mujbC_U21/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC_DSP48_3_U/CEB2                                                                                                                                         |                                                                                                                                                                                                                                                                                             |               87 |            515 |         5.92 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |              296 |           1145 |         3.87 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                             |              446 |           1982 |         4.44 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | Th_Seg_0/peak_v_u0/rd_en_d1                                                                                                                                                                                                                                                                         | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |              557 |           5136 |         9.22 |
|  design_1_wrapper_0/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_wrapper_0/design_1_i/GaussBlur_0/inst/rd_en_d1                                                                                                                                                                                                                                             | design_1_wrapper_0/design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn_BUFG[0]                                                                                                                                                                                                             |              962 |          10264 |        10.67 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


